SAE81C52 Datasheet

  • SAE81C52

  • 256 x 8-Bit Static CMOS RAM NMOS-Compatible

  • 285.76KB

  • Infineon

扫码查看芯片数据手册

上传产品规格书

PDF预览

256 x 8-Bit Static CMOS RAM
NMOS-Compatible
Preliminary DataCMOS IC
PFeatures
q
q
q
SAE 81C52
q
q
q
q
q
256 x 8-bit organization
Standby mode
Compatible with the NMOS and CMOS versions
of the microprocessor/microcontroller families
SAB 8086, SAB 8051
Very low power dissipation
Data retention up to
V
DD
鈮?/div>
1 V
Three different chip select inputs for two chip
select modes
No increasing power consumption in standby mode
if the control inputs are on undefined potential
Temperature range 鈥?40 to 110
掳C
P-DIP-16-1
P-DSO-20-1
Type
SAE 81C52 P
SAE 81C52 G
Ordering Code
Q67100-H9017
Q67100-H9015
Package
P-DIP-16-1
P-DSO-20-1 (SMD)
The SAE 81C52 is a CMOS-silicon gate, static random access memory (RAM),
organized as 256 words by 8 bits. The multiplexed address and data bus interfaces
directly to 8-bit microprocessors/microcontrollers without any timing or level problems,
e.g. the families SAB 8086, SAB 8051.
All inputs and outputs are fully compatible with NMOS circuits, except CS1. Data
retention is ensured up to
V
DD
鈮?/div>
1.0 V. The SAE 81C52 has three different inputs for two
chip select modes which allow to inhibit either the address/data lines (AD 0 鈥?AD 7) and
the control lines (WR, RD, ALE, CS2, CS3), or only the control lines RD, WR.
The power consumption is max. 5.5
碌W
in standby mode and max. 16.5 mW in
operation. In standby mode, the power consumption will not increase if the control inputs
are on undefined potential.
Semiconductor Group
1
09.94

SAE81C52相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!