

## MC14521B

### 24-Stage Frequency Divider

The MC14521B consists of a chain of 24 flip-flops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, or as an input buffer for an external oscillator. Each flip-flop divides the frequency of the previous flip-flop by two, consequently this part will count up to  $2^{24} = 16,777,216$ . The count advances on the negative going edge of the clock. The outputs of the last seven-stages are available for added flexibility.

- All Stages are Resettable
- Reset Disables the RC Oscillator for Low Standby Power Drain
- RC and Crystal Oscillator Outputs Are Capable of Driving External Loads
- Test Mode to Reduce Test Time
- $V_{DD'}$  and  $V_{SS'}$  Pins Brought Out on Crystal Oscillator Inverter to Allow the Connection of External Resistors for Low-Power Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load over the Rated Temperature Range.

#### MAXIMUM RATINGS\* (Voltages Referenced to $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	- 0.5 to + 18.0	V
$V_{in}, V_{out}$	Input or Output Voltage (DC or Transient)	- 0.5 to $V_{DD} + 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient), per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package†	500	mW
$T_{stg}$	Storage Temperature	- 65 to + 150	°C
$T_L$	Lead Temperature (8-Second Soldering)	260	°C


\* Maximum Ratings are those values beyond which damage to the device may occur.  
† Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C



**L SUFFIX**  
CERAMIC  
CASE 620



**P SUFFIX**  
PLASTIC  
CASE 648



**D SUFFIX**  
SOIC  
CASE 751B

#### ORDERING INFORMATION


MC14XXXBCP	Plastic
MC14XXXBCL	Ceramic
MC14XXXBD	SOIC

$T_A = - 55^{\circ}$  to  $125^{\circ}$  C for all packages.

#### PIN ASSIGNMENT

Q24	1 •	16	$V_{DD}$
RESET	2	15	Q23
$V_{SS'}$	3	14	Q22
OUT 2	4	13	Q21
$V_{DD'}$	5	12	Q20
IN 2	6	11	Q19
OUT 1	7	10	Q18
$V_{SS}$	8	9	IN 1

#### BLOCK DIAGRAM



Output	Count Capacity
Q18	$2^{18} = 262,144$
Q19	$2^{19} = 524,288$
Q20	$2^{20} = 1,048,576$
Q21	$2^{21} = 2,097,152$
Q22	$2^{22} = 4,194,304$
Q23	$2^{23} = 8,388,608$
Q24	$2^{24} = 16,777,216$

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to $V_{SS}$ )

Characteristic	Symbol	$V_{DD}$ Vdc	-55°C		25°C			125°C		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	$V_{OL}$	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
		10	—	0.05	—	0	0.05	—	0.05		
		15	—	0.05	—	0	0.05	—	0.05		
	$V_{OH}$	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc	
		10	9.95	—	9.95	10	—	9.95	—		
		15	14.95	—	14.95	15	—	14.95	—		
Input Voltage "0" Level ( $V_O = 4.5$ or 0.5 Vdc) ( $V_O = 9.0$ or 1.0 Vdc) ( $V_O = 13.5$ or 1.5 Vdc)	$V_{IL}$	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc	
		10	—	3.0	—	4.50	3.0	—	3.0		
		15	—	4.0	—	6.75	4.0	—	4.0		
	$V_{IH}$	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc	
		10	7.0	—	7.0	5.50	—	7.0	—		
		15	11	—	11	8.25	—	11	—		
Output Drive Current ("0" Level) $V_{OH} = 2.5$ Vdc $V_{OH} = 4.6$ Vdc $V_{OH} = 9.5$ Vdc $V_{OH} = 13.5$ Vdc	Source Pins 4 & 7	$I_{OH}$	5.0	-1.2	—	-1.0	-1.7	—	-0.7	mAdc	
			5.0	-0.25	—	-0.2	-0.36	—	-0.14		
			10	-0.62	—	-0.5	-0.9	—	-0.35		
			15	-1.8	—	-1.5	-3.5	—	-1.1		
	Source Pins 1, 10, 11, 12, 13, 14 and 15		5.0	-3.0	—	-2.4	-4.2	—	-1.7	mAdc	
			5.0	-0.64	—	-0.51	-0.88	—	-0.36		
			10	-1.6	—	-1.3	-2.25	—	-0.9		
			15	-4.2	—	-3.4	-8.8	—	-2.4		
	Sink	$I_{OL}$	5.0	0.64	—	0.51	0.88	—	0.36	mAdc	
			10	1.6	—	1.3	2.25	—	0.9		
			15	4.2	—	3.4	8.8	—	2.4		
Input Current	$I_{in}$	15	—	$\pm 0.1$	—	$\pm 0.00001$	$\pm 0.1$	—	$\pm 1.0$	$\mu$ Adc	
Input Capacitance ( $V_{in} = 0$ )	$C_{in}$	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (Per Package)	$I_{DD}$	5.0	—	5.0	—	0.005	5.0	—	150	$\mu$ Adc	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) ( $C_L = 50$ pF on all outputs, all buffers switching)	$I_T$	5.0 10 15	$I_T = (0.42 \mu A/kHz) f + I_{DD}$ $I_T = (0.85 \mu A/kHz) f + I_{DD}$ $I_T = (1.40 \mu A/kHz) f + I_{DD}$								$\mu$ Adc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where:  $I_T$  is in  $\mu$ A (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts,  $f$  in kHz is input frequency, and  $k = 0.003$ .

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

### SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	$V_{DD}$ Vdc	Min	Typ #	Max	Unit
Output Rise and Fall Time (Counter Outputs)						ns
$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	$t_{TLH}, t_{THL}$	5.0	—	100	200	
$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	—	50	100	
$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time Clock to Q18	$t_{PHL}, t_{PLH}$					$\mu\text{s}$
$t_{PHL}, t_{PLH} = (1.7 \text{ ns/pF}) C_L + 4415 \text{ ns}$		5.0	—	4.5	9.0	
$t_{PHL}, t_{PLH} = (0.66 \text{ ns/pF}) C_L + 1667 \text{ ns}$		10	—	1.7	3.5	
$t_{PHL}, t_{PLH} = (0.5 \text{ ns/pF}) C_L + 1275 \text{ ns}$		15	—	1.3	2.7	
Clock to Q24						
$t_{PHL}, t_{PLH} = (1.7 \text{ ns/pF}) C_L + 5915 \text{ ns}$		5.0	—	6.0	12	
$t_{PHL}, t_{PLH} = (0.66 \text{ ns/pF}) C_L + 2167 \text{ ns}$		10	—	2.2	4.5	
$t_{PHL}, t_{PLH} = (0.5 \text{ ns/pF}) C_L + 1675 \text{ ns}$		15	—	1.7	3.5	
Propagation Delay Time Reset to $Q_n$	$t_{PHL}$					ns
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 1215 \text{ ns}$		5.0	—	1300	2600	
$t_{PHL} = (0.66 \text{ ns/pF}) C_L + 467 \text{ ns}$		10	—	500	1000	
$t_{PHL} = (0.5 \text{ ns/pF}) C_L + 350 \text{ ns}$		15	—	375	750	
Clock Pulse Width	$t_{WH}(cl)$					ns
		5.0	385	140	—	
		10	150	55	—	
		15	120	40	—	
Clock Pulse Frequency	$f_{cl}$					MHz
		5.0	—	3.5	2.0	
		10	—	9.0	5.0	
		15	—	12	6.5	
Clock Rise and Fall Time	$t_{TLH}, t_{THL}$					$\mu\text{s}$
		5.0	—	—	15	
		10	—	—	5.0	
		15	—	—	4.0	
Reset Pulse Width	$t_{WH(R)}$					ns
		5.0	1400	700	—	
		10	600	300	—	
		15	450	225	—	
Reset Removal Time	$t_{rem}$					ns
		5.0	30	— 200	—	
		10	0	— 160	—	
		15	— 40	— 110	—	

\* The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.






Figure 1. Power Dissipation Test Circuit and Waveform



**Figure 2. Switching Time Test Circuit and Waveforms**



\* Optional for low power operation,  
 $10 \text{ k}\Omega \leq R \leq 70 \text{ k}\Omega$ .

**Figure 3. Crystal Oscillator Circuit**

Characteristic	500 kHz Circuit	50 kHz Circuit	Unit
Crystal Characteristics Resonant Frequency Equivalent Resistance, RS	500 1.0	50 6.2	kHz kΩ
External Resistor/Capacitor Values R <sub>O</sub> C <sub>T</sub> C <sub>S</sub>	47 82 20	750 82 20	kΩ pF pF
Frequency Stability Frequency Change as a Function of V <sub>DD</sub> ( $T_A = 25^\circ\text{C}$ ) V <sub>DD</sub> Change from 5.0 V to 10 V V <sub>DD</sub> Change from 10 V to 15 V	+ 6.0 + 2.0	+ 2.0 + 2.0	ppm ppm
Frequency Change as a Function of Temperature ( $V_{DD} = 10 \text{ V}$ ) $T_A$ Change from $-55^\circ\text{C}$ to $+25^\circ\text{C}$ MC14521 only Complete Oscillator*	- 4.0 + 100	- 2.0 + 120	ppm ppm
$T_A$ Change from $+25^\circ\text{C}$ to $+125^\circ\text{C}$ MC14521 only Complete Oscillator*	- 2.0 - 160	- 2.0 - 560	ppm ppm

\*Complete oscillator includes crystal, capacitors, and resistors.

**Figure 4. Typical Data for Crystal Oscillator Circuit**




Figure 5. RC Oscillator Stability




Figure 6. RC Oscillator Frequency as a Function of  $R_{TC}$  and  $C$




Figure 7. RC Oscillator Circuit





Figure 8. Functional Test Circuit

#### FUNCTIONAL TEST SEQUENCE


	Inputs		Outputs			Comments	
	Reset	In 2	Out 2	VSS'	$V_{DD}'$	Q18 thru Q24	
A test function (see Figure 8) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections, and 255 counts are loaded in each of the 8-stage sections in parallel. All flip-flops are now at a logic "1". The counter is now returned to the normal 24-stages in series configuration. One more pulse is entered into Input 2 (In 2) which will cause the counter to ripple from an all "1" state to an all "0" state.	1	0	0	$V_{DD}$	Gnd	0	Counter is in three 8-stage sections in parallel mode Counter is reset. In 2 and Out 2 are connected together
	0	1	1				First "0" to "1" transition on In 2, Out 2 node.
	0	0	0				255 "0" to "1" transitions are clocked into this In 2, Out 2 node.
	1	1	1			1	The 255th "0" to "1" transition.
	0	0	0			1	
	1	0	0			1	Counter converted back to 24-stages in series mode.
	1	0	0			0	Out 2 converts back to an output.
	0	1	0			0	Counter ripples from an all "1" state to an all "0" stage.

### LOGIC DIAGRAM



## OUTLINE DIMENSIONS

**L SUFFIX**  
CERAMIC DIP PACKAGE  
CASE 620-10  
ISSUE V




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.750	0.785	19.05	19.93
B	0.240	0.295	6.10	7.49
C	—	0.200	—	5.08
D	0.015	0.020	0.39	0.50
E	0.050 BSC		1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
H	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

**P SUFFIX**  
PLASTIC DIP PACKAGE  
CASE 648-08  
ISSUE R




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

## OUTLINE DIMENSIONS

**D SUFFIX**  
 PLASTIC SOIC PACKAGE  
 CASE 751B-05  
 ISSUE J



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
 P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

**MFAX:** RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609  
**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



**MOTOROLA**