

P-channel enhancement mode MOS transistor

PHP109

FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

DESCRIPTION

P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.

PINNING - SO8 (SOT96-1)

PIN	SYMBOL	DESCRIPTION
1	n.c.	not connected
2	s	source
3	s	source
4	g	gate
5	d	drain
6	d	drain
7	d	drain
8	d	drain




Fig.1 Simplified outline and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		-	-30	V
V_{SD}	source-drain diode forward voltage	$I_S = -1.25 \text{ A}$	-	-1.3	V
V_{GS}	gate-source voltage (DC)		-	± 20	V
V_{GSth}	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1	-2.8	V
I_D	drain current (DC)	$T_s = 80^\circ\text{C}$	-	-5	A
R_{DSon}	drain-source on-state resistance	$I_D = -2.5 \text{ A}; V_{GS} = -10 \text{ V}$	-	0.09	Ω
P_{tot}	total power dissipation	$T_s = 80^\circ\text{C}$	-	4	W

P-channel enhancement mode MOS transistor

PHP109

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		—	-30	V
V_{GS}	gate-source voltage (DC)		—	± 20	V
I_D	drain current (DC)	$T_s = 80^\circ\text{C}$; note 1	—	-5	A
I_{DM}	peak drain current	note 2	—	-20	A
P_{tot}	total power dissipation	$T_s = 80^\circ\text{C}$	—	4	W
		$T_{amb} = 25^\circ\text{C}$; note 3	—	2.7	W
		$T_{amb} = 25^\circ\text{C}$; note 4	—	1.15	W
T_{stg}	storage temperature		-65	+150	$^\circ\text{C}$
T_j	operating junction temperature		-65	+150	$^\circ\text{C}$
Source-drain diode					
I_S	source current (DC)	$T_s = 80^\circ\text{C}$	—	-3	A
I_{SM}	peak pulsed source current	note 2	—	-12	A

Notes

1. T_s is the temperature at the soldering point of the drain lead.
2. Pulse width and duty cycle limited by maximum junction temperature.
3. Value based on a printed-circuit board with a $R_{th\ a\text{-}tp}$ (ambient to tie-point) of 27.5 K/W.
4. Value based on a printed-circuit board with a $R_{th\ a\text{-}tp}$ (ambient to tie-point) of 90 K/W.





Fig.2 Power derating curve.



$\delta = 0.01$; $T_s = 80^\circ\text{C}$.
(1) R_{DSon} limitation.

Fig.3 SOAR.

P-channel enhancement mode
MOS transistor

PHP109

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	17.5	K/W




Fig.4 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.

P-channel enhancement mode MOS transistor

PHP109

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$V_{GS} = 0; I_D = -10 \mu\text{A}$	-30	-	-	V
$V_{G\text{Sth}}$	gate-source threshold voltage	$V_{GS} = V_{DS}; I_D = -1 \text{ mA}$	-1	-	-2.8	V
I_{DSS}	drain-source leakage current	$V_{GS} = 0; V_{DS} = -24 \text{ V}$	-	-	-100	nA
I_{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	-	-	± 100	nA
$R_{D\text{S}\text{on}}$	drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -1.25 \text{ A}$	-	-	0.15	Ω
		$V_{GS} = -10 \text{ V}; I_D = -2.5 \text{ A}$	-	-	0.09	Ω
C_{iss}	input capacitance	$V_{GS} = 0; V_{DS} = -24 \text{ V}; f = 1 \text{ MHz}$	-	825	-	pF
C_{oss}	output capacitance	$V_{GS} = 0; V_{DS} = -24 \text{ V}; f = 1 \text{ MHz}$	-	350	-	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0; V_{DS} = -24 \text{ V}; f = 1 \text{ MHz}$	-	150	-	pF
Q_G	total gate charge	$V_{GS} = -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -2.5 \text{ A}$	-	30	40	nC
Q_{GS}	gate-source charge	$V_{GS} = -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -2.5 \text{ A}$	-	3	-	nC
Q_{GD}	gate-drain charge	$V_{GS} = -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -2.5 \text{ A}$	-	12	-	nC

Switching times (see Fig. 11)


$t_{d(on)}$	turn-on delay time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_L = 15 \Omega; R_{gen} = 6 \Omega$	-	7	-	ns
t_f	fall time		-	10	-	ns
t_{on}	turn-on switching time		-	17	35	ns
$t_{d(off)}$	turn-off delay time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_L = 15 \Omega; R_{gen} = 6 \Omega$	-	60	-	ns
t_r	rise time		-	40	-	ns
t_{off}	turn-off switching time		-	100	200	ns

Source-drain diode

V_{SD}	source-drain forward voltage	$V_{GD} = 0; I_S = -1.25 \text{ A}$	-	-	-1.3	V
t_{rr}	reverse recovery time	$I_S = -1.25 \text{ A}; di/dt = 100 \text{ A}/\mu\text{s}$	-	70	-	ns


P-channel enhancement mode MOS transistor

PHP109




$V_{DD} = -15$ V; $I_D = -2.5$ A.

Fig.5 Gate-source voltage as a function of total gate charge; typical values.




$T_j = 25$ °C.

Fig.6 Output characteristics; typical values.



$V_{DS} = -10$ V; $T_j = 25$ °C.

Fig.7 Transfer characteristics; typical values.



$V_{GD} = 0$.

(1) $T_j = 150$ °C.


(2) $T_j = 25$ °C.

(3) $T_j = -65$ °C.

Fig.8 Source current as a function of source-drain diode forward voltage; typical values.

P-channel enhancement mode MOS transistor

PHP109

 $V_{DS} \geq I_D \times R_{DSon}; T_j = 25^\circ\text{C}.$

- (1) $I_D = -100$ mA.
- (2) $I_D = -500$ mA.
- (3) $I_D = -1.25$ A.
- (4) $I_D = -2.5$ A.
- (5) $I_D = -5$ A.
- (6) $I_D = -7$ A.

Fig.9 Drain source on-state resistance as a function of gate-source voltage; typical values.


 $V_{GS} = 0; f = 1$ MHz; $T_j = 25^\circ\text{C}.$

Fig.10 Capacitance as a function of drain-source voltage; typical values.





Fig.11 Switching times test circuit and input and output waveforms.

P-channel enhancement mode MOS transistor


PHP109



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

V_{GSth} at $V_{DS} = V_{GS}$; $I_D = -1$ mA.

Fig.12 Temperature coefficient of gate-source threshold voltage as a function of junction temperature; typical values.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$$

R_{DSon} at:


(1) $V_{GS} = -10$ V; $I_D = -2.5$ A.

(2) $V_{GS} = -4.5$ V; $I_D = -1.25$ A.

Fig.13 Temperature coefficient of drain-source on-resistance as a function of junction temperature; typical values.

P-channel enhancement mode MOS transistor

PHP109

PACKAGE OUTLINE**SO8: plastic small outline package; 8 leads; body width 3.9 mm****SOT96-1****DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25	1.45	0.25	0.49	0.25	5.0	4.0	1.27	6.2	1.05	1.0	0.7	0.25	0.25	0.1	0.7	8°
inches	0.069	0.010	0.057	0.01	0.019	0.0100	0.20	0.16	0.050	0.244	0.041	0.039	0.028	0.01	0.01	0.004	0.028	0°
		0.004	0.049		0.014	0.0075	0.19	0.15		0.228		0.016	0.024				0.3	

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22