

# P-channel enhancement mode MOS transistor

## PHP109

### FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

### APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

### DESCRIPTION


P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.

#### CAUTION

The device is supplied in an antistatic package.  
The gate-source input must be protected against static discharge during transport or handling.

### PINNING - SO8 (SOT96-1)

| PIN | SYMBOL | DESCRIPTION   |
|-----|--------|---------------|
| 1   | n.c.   | not connected |
| 2   | s      | source        |
| 3   | s      | source        |
| 4   | g      | gate          |
| 5   | d      | drain         |
| 6   | d      | drain         |
| 7   | d      | drain         |
| 8   | d      | drain         |



### QUICK REFERENCE DATA

| SYMBOL     | PARAMETER                          | CONDITIONS                       | MIN. | MAX.     | UNIT     |
|------------|------------------------------------|----------------------------------|------|----------|----------|
| $V_{DS}$   | drain-source voltage (DC)          |                                  | –    | –30      | V        |
| $V_{SD}$   | source-drain diode forward voltage | $I_S = -1.25$ A                  | –    | –1.3     | V        |
| $V_{GS}$   | gate-source voltage (DC)           |                                  | –    | $\pm 20$ | V        |
| $V_{GSth}$ | gate-source threshold voltage      | $I_D = -1$ mA; $V_{DS} = V_{GS}$ | –1   | –2.8     | V        |
| $I_D$      | drain current (DC)                 | $T_s = 80$ °C                    | –    | –5       | A        |
| $R_{DSon}$ | drain-source on-state resistance   | $I_D = -2.5$ A; $V_{GS} = -10$ V | –    | 0.09     | $\Omega$ |
| $P_{tot}$  | total power dissipation            | $T_s = 80$ °C                    | –    | 4        | W        |

# P-channel enhancement mode MOS transistor

PHP109



## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL                    | PARAMETER                      | CONDITIONS                                      | MIN. | MAX.     | UNIT               |
|---------------------------|--------------------------------|---|------|----------|--------------------|
| $V_{DS}$                  | drain-source voltage (DC)      |   | –    | –30      | V                  |
| $V_{GS}$                  | gate-source voltage (DC)       |   | –    | $\pm 20$ | V                  |
| $I_D$                     | drain current (DC)             | $T_s = 80\text{ }^{\circ}\text{C}$ ; note 1     | –    | –5       | A                  |
| $I_{DM}$                  | peak drain current             | note 2  | –    | –20      | A                  |
| $P_{tot}$                 | total power dissipation        | $T_s = 80\text{ }^{\circ}\text{C}$              | –    | 4        | W                  |
|                           |                                | $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; note 3 | –    | 2.7      | W                  |
|                           |                                | $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; note 4 | –    | 1.15     | W                  |
| $T_{stg}$                 | storage temperature            |   | –65  | +150     | $^{\circ}\text{C}$ |
| $T_j$                     | operating junction temperature |   | –65  | +150     | $^{\circ}\text{C}$ |
| <b>Source-drain diode</b> |                                |   |      |          |                    |
| $I_S$                     | source current (DC)            | $T_s = 80\text{ }^{\circ}\text{C}$              | –    | –3       | A                  |
| $I_{SM}$                  | peak pulsed source current     | note 2  | –    | –12      | A                  |

## Notes

- $T_s$  is the temperature at the soldering point of the drain lead.
- Pulse width and duty cycle limited by maximum junction temperature.
- Value based on a printed-circuit board with a  $R_{th\ a\text{-}tp}$  (ambient to tie-point) of 27.5 K/W.
- Value based on a printed-circuit board with a  $R_{th\ a\text{-}tp}$  (ambient to tie-point) of 90 K/W.




P-channel enhancement mode  
MOS transistor

PHP109

THERMAL CHARACTERISTICS

| SYMBOL        | PARAMETER   | VALUE | UNIT |
|---------------|---|-------|------|
| $R_{th\ j-s}$ | thermal resistance from junction to soldering point | 17.5  | K/W  |



# P-channel enhancement mode MOS transistor

## PHP109


### CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

| SYMBOL                        | PARAMETER                        | CONDITIONS   | MIN. | TYP. | MAX. | UNIT |
|-------------------------------|----------------------------------|--|------|------|------|------|
| V <sub>(BR)DSS</sub>          | drain-source breakdown voltage   | V <sub>GS</sub> = 0; I <sub>D</sub> = −10 μA   | −30  | —    | —    | V    |
| V <sub>GSt</sub>              | gate-source threshold voltage    | V <sub>GS</sub> = V <sub>DS</sub> ; I <sub>D</sub> = −1 mA   | −1   | —    | −2.8 | V    |
| I <sub>DSS</sub>              | drain-source leakage current     | V <sub>GS</sub> = 0; V <sub>DS</sub> = −24 V   | —    | —    | −100 | nA   |
| I <sub>GSS</sub>              | gate leakage current             | V <sub>GS</sub> = ±20 V; V <sub>DS</sub> = 0   | —    | —    | ±100 | nA   |
| R <sub>DSon</sub>             | drain-source on-state resistance | V <sub>GS</sub> = −4.5 V; I <sub>D</sub> = −1.25 A   | —    | —    | 0.15 | Ω    |
|                               |                                  | V <sub>GS</sub> = −10 V; I <sub>D</sub> = −2.5 A   | —    | —    | 0.09 | Ω    |
| C <sub>iss</sub>              | input capacitance                | V <sub>GS</sub> = 0; V <sub>DS</sub> = −24 V; f = 1 MHz  | —    | 825  | —    | pF   |
| C <sub>oss</sub>              | output capacitance               | V <sub>GS</sub> = 0; V <sub>DS</sub> = −24 V; f = 1 MHz  | —    | 350  | —    | pF   |
| C <sub>rss</sub>              | reverse transfer capacitance     | V <sub>GS</sub> = 0; V <sub>DS</sub> = −24 V; f = 1 MHz  | —    | 150  | —    | pF   |
| Q <sub>G</sub>                | total gate charge                | V <sub>GS</sub> = −10 V; V <sub>DD</sub> = −15 V;<br>I <sub>D</sub> = −2.5 A   | —    | 30   | 40   | nC   |
| Q <sub>GS</sub>               | gate-source charge               | V <sub>GS</sub> = −10 V; V <sub>DD</sub> = −15 V;<br>I <sub>D</sub> = −2.5 A   | —    | 3    | —    | nC   |
| Q <sub>GD</sub>               | gate-drain charge                | V <sub>GS</sub> = −10 V; V <sub>DD</sub> = −15 V;<br>I <sub>D</sub> = −2.5 A   | —    | 12   | —    | nC   |
| Switching times (see Fig. 11) |                                  |  |      |      |      |      |
| t <sub>d(on)</sub>            | turn-on delay time               | V <sub>GS</sub> = 0 to −10 V; V <sub>DD</sub> = −15 V;<br>I <sub>D</sub> = −1 A; R <sub>L</sub> = 15 Ω; R <sub>gen</sub> = 6 Ω | —    | 7    | —    | ns   |
| t <sub>f</sub>                | fall time                        |  | —    | 10   | —    | ns   |
| t <sub>on</sub>               | turn-on switching time           |  | —    | 17   | 35   | ns   |
| t <sub>d(off)</sub>           | turn-off delay time              | V <sub>GS</sub> = −10 to 0 V; V <sub>DD</sub> = −15 V;<br>I <sub>D</sub> = −1 A; R <sub>L</sub> = 15 Ω; R <sub>gen</sub> = 6 Ω | —    | 60   | —    | ns   |
| t <sub>r</sub>                | rise time                        |  | —    | 40   | —    | ns   |
| t <sub>off</sub>              | turn-off switching time          |  | —    | 100  | 200  | ns   |
| Source-drain diode            |                                  |  |      |      |      |      |
| V <sub>SD</sub>               | source-drain forward voltage     | V <sub>GD</sub> = 0; I <sub>S</sub> = −1.25 A  | —    | —    | −1.3 | V    |
| t <sub>rr</sub>               | reverse recovery time            | I <sub>S</sub> = −1.25 A; di/dt = 100 A/μs   | —    | 70   | —    | ns   |


# P-channel enhancement mode MOS transistor

## PHP109




$V_{DD} = -15\text{ V}$ ;  $I_D = -2.5\text{ A}$ .

Fig.5 Gate-source voltage as a function of total gate charge; typical values.




$T_j = 25\text{ }^{\circ}\text{C}$ .

Fig.6 Output characteristics; typical values.



$V_{DS} = -10\text{ V}$ ;  $T_j = 25\text{ }^{\circ}\text{C}$ .

Fig.7 Transfer characteristics; typical values.



$V_{GD} = 0$ .

(1)  $T_j = 150\text{ }^{\circ}\text{C}$ .


(2)  $T_j = 25\text{ }^{\circ}\text{C}$ .

(3)  $T_j = -65\text{ }^{\circ}\text{C}$ .

Fig.8 Source current as a function of source-drain diode forward voltage; typical values.

P-channel enhancement mode  
MOS transistor


PHP109



$V_{DS} \geq I_D \times R_{DSon}$ ;  $T_J = 25^\circ\text{C}$ .

- |                              |                             |
|------------------------------|-----------------------------|
| (1) $I_D = -100\text{ mA}$ . | (4) $I_D = -2.5\text{ A}$ . |
| (2) $I_D = -500\text{ mA}$ . | (5) $I_D = -5\text{ A}$ .   |
| (3) $I_D = -1.25\text{ A}$ . | (6) $I_D = -7\text{ A}$ .   |

Fig.9 Drain source on-state resistance as a function of gate-source voltage; typical values.



$V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_J = 25^\circ\text{C}$ .

Fig.10 Capacitance as a function of drain-source voltage; typical values.





Fig.11 Switching times test circuit and input and output waveforms.

P-channel enhancement mode  
MOS transistor


PHP109



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

$V_{GSth}$  at  $V_{DS} = V_{GS}$ ;  $I_D = -1$  mA.

Fig.12 Temperature coefficient of gate-source threshold voltage as a function of junction temperature; typical values.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$$

$R_{DSon}$  at:

- (1)  $V_{GS} = -10$  V;  $I_D = -2.5$  A.
- (2)  $V_{GS} = -4.5$  V;  $I_D = -1.25$  A.

Fig.13 Temperature coefficient of drain-source on-resistance as a function of junction temperature; typical values.


P-channel enhancement mode  
MOS transistor

PHP109

PACKAGE OUTLINE

S08: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c                | D <sup>(1)</sup> | E <sup>(2)</sup> | e     | H <sub>E</sub> | L     | L <sub>p</sub> | Q              | v    | w    | y     | Z <sup>(1)</sup> | θ        |
|--------|-----------|----------------|----------------|----------------|----------------|------------------|------------------|------------------|-------|----------------|-------|----------------|----------------|------|------|-------|------------------|----------|
| mm     | 1.75      | 0.25<br>0.10   | 1.45<br>1.25   | 0.25           | 0.49<br>0.36   | 0.25<br>0.19     | 5.0<br>4.8       | 4.0<br>3.8       | 1.27  | 6.2<br>5.8     | 1.05  | 1.0<br>0.4     | 0.7<br>0.6     | 0.25 | 0.25 | 0.1   | 0.7<br>0.3       | 8°<br>0° |
| inches | 0.069     | 0.010<br>0.004 | 0.057<br>0.049 | 0.01           | 0.019<br>0.014 | 0.0100<br>0.0075 | 0.20<br>0.19     | 0.16<br>0.15     | 0.050 | 0.244<br>0.228 | 0.041 | 0.039<br>0.016 | 0.028<br>0.024 | 0.01 | 0.01 | 0.004 | 0.028<br>0.012   |          |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE<br>VERSION | REFERENCES |          |      |  | EUROPEAN<br>PROJECTION  | ISSUE DATE           |
|--------------------|------------|----------|------|--|---|----------------------|
|                    | IEC        | JEDEC    | EIAJ |  |   |                      |
| SOT96-1            | 076E03S    | MS-012AA |      |  |  | 95-02-04<br>97-05-22 |