

LMC6084

Precision CMOS Quad Operational Amplifier

General Description

The LMC6084 is a precision quad low offset voltage operational amplifier, capable of single supply operation. Performance characteristics include ultra low input bias current, high voltage gain, rail-to-rail output swing, and an input common mode voltage range that includes ground. These features, plus its low offset voltage, make the LMC6084 ideally suited for precision circuit applications.

Other applications using the LMC6084 include precision full-wave rectifiers, integrators, references, and sample-and-hold circuits.

This device is built with National's advanced Double-Poly Silicon-Gate CMOS process.

For designs with more critical power demands, see the LMC6064 precision quad micropower operational amplifier.

For a single or dual operational amplifier with similar features, see the LMC6081 or LMC6082 respectively.

Features (Typical unless otherwise stated)


- Low offset voltage 150 μ V
- Operates from 4.5V to 15V single supply
- Ultra low input bias current 10 fA
- Output swing to within 20 mV of supply rail, 100k load
- Input common-mode range includes V^-
- High voltage gain 130 dB
- Improved latchup immunity

Applications

- Instrumentation amplifier
- Photodiode and infrared detector preamplifier
- Transducer amplifiers
- Medical instrumentation
- D/A converter
- Charge amplifier for piezoelectric transducers

PATENT PENDING

Connection Diagram



TL/H/11467-1

Ordering Information

Package	Temperature Range		NSC Drawing	Transport Media
	Military -55°C to +125°C	Industrial -40°C to +85°C		
14-Pin Molded DIP	LMC6084AMN	LMC6084AIN LMC6084IN	N14A	Rail
14-Pin Small Outline		LMC6084AIM LMC6084IM	M14A	Rail Tape and Reel
For MIL-STD-883C qualified products, please contact your local National Semiconductor Sales Office or Distributor for availability and specification information.				

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Differential Input Voltage	\pm Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V$, $(V^-) - 0.3V$
Supply Voltage ($V^+ - V^-$)	16V
Output Short Circuit to V^+	(Note 11)
Output Short Circuit to V^-	(Note 2)
Lead Temperature (Soldering, 10 Sec.)	260°C
Storage Temp. Range	-65°C to +150°C
Junction Temperature	150°C
ESD Tolerance (Note 4)	2 kV

Current at Input Pin	± 10 mA
Current at Output Pin	± 30 mA
Current at Power Supply Pin	40 mA
Power Dissipation	(Note 3)

Operating Ratings (Note 1)

Temperature Range	
LMC6084AM	$-55^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$
LMC6084AI, LMC6084I	$-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$
Supply Voltage	$4.5V \leq V^+ \leq 15.5V$
Thermal Resistance (θ_{JA}) (Note 12)	
14-Pin Molded DIP	81°C/W
14-Pin SO	126°C/W
Power Dissipation	(Note 10)

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = 2.5V$ and $R_L > 1M$ unless otherwise specified.

Symbol	Parameter	Conditions		Typ (Note 5)	LMC6084AM Limit (Note 6)	LMC6084AI Limit (Note 6)	LMC6084I Limit (Note 6)	Units
V _{OS}	Input Offset Voltage			150	350 1000	350 800	800 1300	μV Max
TCV _{OS}	Input Offset Voltage Average Drift			1.0				μV/°C
I _B	Input Bias Current			0.010	100	4	4	pA Max
I _{OS}	Input Offset Current			0.005	100	2	2	pA Max
R _{IN}	Input Resistance			> 10				Tera Ω
CMRR	Common Mode Rejection Ratio	0V ≤ V _{CM} ≤ 12.0V V ⁺ = 15V		85	75 72	75 72	66 63	dB Min
+ PSRR	Positive Power Supply Rejection Ratio	5V ≤ V ⁺ ≤ 15V V _O = 2.5V		85	75 72	75 72	66 63	dB Min
− PSRR	Negative Power Supply Rejection Ratio	0V ≤ V [−] ≤ −10V		94	84 81	84 81	74 71	dB Min
V _{CM}	Input Common-Mode Voltage Range	V ⁺ = 5V and 15V for CMRR ≥ 60 dB		−0.4	−0.1 0	−0.1 0	−0.1 0	V Max
				V ⁺ − 1.9	V ⁺ − 2.3 V⁺ − 2.6	V ⁺ − 2.3 V⁺ − 2.5	V ⁺ − 2.3 V⁺ − 2.5	V Min
A _V	Large Signal Voltage Gain	R _L = 2 kΩ (Note 7)	Sourcing	1400	400 300	400 300	300 200	V/mV Min
			Sinking	350	180 70	180 100	90 60	V/mV Min
		R _L = 600Ω (Note 7)	Sourcing	1200	400 150	400 150	200 80	V/mV Min
			Sinking	150	100 35	100 50	70 35	V/mV Min

DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6084AM Limit (Note 6)	LMC6084AI Limit (Note 6)	LMC6084I Limit (Note 6)	Units
V_O	Output Swing	$V^+ = 5\text{V}$ $R_L = 2\text{ k}\Omega$ to 2.5V	4.87	4.80 4.70	4.80 4.73	4.75 4.67	V Min
			0.10	0.13 0.19	0.13 0.17	0.20 0.24	V Max
		$V^+ = 5\text{V}$ $R_L = 600\Omega$ to 2.5V	4.61	4.50 4.24	4.50 4.31	4.40 4.21	V Min
			0.30	0.40 0.63	0.40 0.50	0.50 0.63	V Max
		$V^+ = 15\text{V}$ $R_L = 2\text{ k}\Omega$ to 7.5V	14.63	14.50 14.30	14.50 14.34	14.37 14.25	V Min
			0.26	0.35 0.48	0.35 0.45	0.44 0.56	V Max
		$V^+ = 15\text{V}$ $R_L = 600\Omega$ to 7.5V	13.90	13.35 12.80	13.35 12.86	12.92 12.44	V Min
			0.79	1.16 1.42	1.16 1.32	1.33 1.58	V Max
I_O	Output Current $V^+ = 5\text{V}$	Sourcing, $V_O = 0\text{V}$	22	16 8	16 10	13 8	mA Min
		Sinking, $V_O = 5\text{V}$	21	16 11	16 13	13 10	mA Min
I_O	Output Current $V^+ = 15\text{V}$	Sourcing, $V_O = 0\text{V}$	30	28 18	28 22	23 18	mA Min
		Sinking, $V_O = 13\text{V}$ (Note 11)	34	28 19	28 22	23 18	mA Min
I_S	Supply Current	All Four Amplifiers $V^+ = +5\text{V}$, $V_O = 1.5\text{V}$	1.8	3.0 3.6	3.0 3.6	3.0 3.6	mA Max
		All Four Amplifiers $V^+ = +15\text{V}$, $V_O = 7.5\text{V}$	2.2	3.4 4.0	3.4 4.0	3.4 4.0	mA Max

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6084AM Limit (Note 6)	LMC6084AI Limit (Note 6)	LMC6084I Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	1.5	0.8 0.5	0.8 0.6	0.8 0.6	$\text{V}/\mu\text{s}$ Min
GBW	Gain-Bandwidth Product		1.3				MHz
ϕ_m	Phase Margin		50				Deg
	Amp-to-Amp Isolation	(Note 9)	140				dB
e_n	Input-Referred Voltage Noise	$F = 1\text{ kHz}$	22				$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input-Referred Current Noise	$F = 1\text{ kHz}$	0.0002				$\text{pA}/\sqrt{\text{Hz}}$
T.H.D.	Total Harmonic Distortion	$F = 10\text{ kHz}$, $A_V = -10$ $R_L = 2\text{ k}\Omega$, $V_O = 8\text{ V}_{PP}$ $\pm 5\text{V}$ Supply	0.01				%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C . Output currents in excess of $\pm 30\text{ mA}$ over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of $T_{J(\text{Max})}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(\text{Max})} - T_A) / \theta_{JA}$.

Note 4: Human body model, $1.5\text{ k}\Omega$ in series with 100 pF .

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: $V^+ = 15\text{V}$, $V_{CM} = 7.5\text{V}$ and R_L connected to 7.5V . For Sourcing tests, $7.5\text{V} \leq V_O \leq 11.5\text{V}$. For Sinking tests, $2.5\text{V} \leq V_O \leq 7.5\text{V}$.

Note 8: $V^+ = 15\text{V}$. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred $V^+ = 15\text{V}$ and $R_L = 100\text{ k}\Omega$ connected to 7.5V . Each amp excited in turn with 1 kHz to produce $V_O = 12\text{ V}_{PP}$.


Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 11: Do not connect output to V^+ , when V^+ is greater than 13V or reliability will be adversely affected.


Note 12: All numbers apply for packages soldered directly into a PC board.

Typical Performance Characteristics $V_S = \pm 7.5V$, $T_A = 25^\circ C$, Unless otherwise specified


**Distribution of LMC6084
Input Offset Voltage
($T_A = +25^\circ C$)**




**Distribution of LMC6084
Input Offset Voltage
($T_A = -55^\circ C$)**




**Distribution of LMC6084
Input Offset Voltage
($T_A = +125^\circ C$)**




**Input Bias Current
vs Temperature**




**Supply Current
vs Supply Voltage**




**Input Voltage
vs Output Voltage**




**Common Mode
Rejection Ratio
vs Frequency**




**Power Supply Rejection
Ratio vs Frequency**




**Input Voltage Noise
vs Frequency**




**Output Characteristics
Sourcing Current**



**Output Characteristics
Sinking Current**



**Gain and Phase Response
vs Temperature
($-55^\circ C$ to $+125^\circ C$)**




TL/H/11467-2


Typical Performance Characteristics

$V_S = \pm 7.5V$, $T_A = 25^\circ C$, Unless otherwise specified (Continued)


Gain and Phase Response vs Capacitive Load with $R_L = 600\Omega$




Gain and Phase Response vs Capacitive Load with $R_L = 500k\Omega$




Open Loop Frequency Response




Inverting Small Signal Pulse Response




Inverting Large Signal Pulse Response




Non-Inverting Small Signal Pulse Response




Non-Inverting Large Signal Pulse Response




Crosstalk Rejection vs Frequency



Stability vs Capacitive Load, $R_L = 600\Omega$



Stability vs Capacitive Load $R_L = 1M\Omega$



TL/H/11467-3

Applications Hints

AMPLIFIER TOPOLOGY

The LMC6084 incorporates a novel op-amp design topology that enables it to maintain rail-to-rail output swing even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LMC6084 both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6084.

Although the LMC6084 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the LMC6084 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor, C_f , around the feedback resistors (as in Figure 1) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1 C_{IN} \leq R_2 C_f$$

Since it is often difficult to know the exact value of C_{IN} , C_f can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.





FIGURE 1. Cancelling the Effect of Input Capacitance

CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see typical curves).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 2a.




TL/H/11467-5

FIGURE 2a. LMC6084 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of Figure 2a, R_1 and C_1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

Capacitive load driving capability is enhanced by using a pull up resistor to V^+ (Figure 2b). Typically a pull up resistor conducting 500 μA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



TL/H/11467-6

FIGURE 2b. Compensating for Large Capacitive Loads with a Pull Up Resistor


PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6084, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface

Applications Hints (Continued)


leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6084's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in *Figure 3*. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the LMC6084's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See *Figures 4a, 4b, 4c* for typical connections of guard rings for standard op-amp configurations.




TL/H/11467-7

FIGURE 3. Example of Guard Ring in P.C. Board Layout




TL/H/11467-8

(a) Inverting Amplifier



TL/H/11467-9

(b) Non-Inverting Amplifier



TL/H/11467-10


(c) Follower

FIGURE 4. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 5*.

Latchup

CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR effects. The (I/O) input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMC6084 is designed to withstand 100 mA surge current on the I/O pins. Some resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply pins will also inhibit latchup susceptibility.



TL/H/11467-11

(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).


FIGURE 5. Air Wiring

Typical Single-Supply Applications

($V^+ = 5.0 V_{DC}$)

The extremely high input impedance, and low power consumption, of the LMC6084 make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers.

Figure 6 shows an instrumentation amplifier that features high differential and common mode input resistance ($>10^{14}\Omega$), 0.01% gain accuracy at $A_V = 1000$, excellent CMRR with 1 k Ω imbalance in bridge source resistance. Input current is less than 100 fA and offset drift is less than $2.5 \mu V/^\circ C$. R_2 provides a simple means of adjusting gain over a wide range without degrading CMRR. R_7 is an initial trim used to maximize CMRR without using super precision matched resistors. For good CMRR over temperature, low drift resistors should be used.



TL/H/11467-12

If $R_1 = R_5$, $R_3 = R_6$, and $R_4 = R_7$; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_2 + 2R_1}{R_2} \times \frac{R_4}{R_3}$$

$\therefore A_V \approx 100$ for circuit shown ($R_2 = 9.822k$).

FIGURE 6. Instrumentation Amplifier

Typical Single-Supply Applications ($V^+ = 5.0\text{ V}_{\text{DC}}$) (Continued)




FIGURE 7. Low-Leakage Sample and Hold

TL/H/11467-13





FIGURE 8. 1 Hz Square Wave Oscillator

TL/H/11467-14


Physical Dimensions inches (millimeters)



M14A (REV H)

14-Pin Small Outline Package (M)
Order Number LMC6084AIM or LMC6084IM
NS Package Number M14A

Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (408) 272-9959
 TWX: (910) 339-9240

National Semiconductor GmbH
 Livny-Gargan-Str. 10
 D-82256 Fürstentfeldbruck
 Germany
 Tel: (81-41) 35-0
 Telex: 527849
 Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
 Sumitomo Chemical
 Engineering Center
 Bldg. 7F
 1-7-1, Nakase, Mihamu-Ku
 Chiba-City,
 Chiba Prefecture 261
 Tel: (043) 299-2300
 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semicondutores Do Brasil Ltda.
 Rue Deputado Lacorda Franco
 120-3A
 Sao Paulo-SP
 Brazil 05418-000
 Tel: (55-11) 212-5066
 Telex: 391-1131931 NSBR BR
 Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
 Building 16
 Business Park Drive
 Monash Business Park
 Nottingham, Melbourne
 Victoria 3168 Australia
 Tel: (3) 558-9999
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.