

## About This Data Sheet

---

The Mobile AMD-K6<sup>®</sup> Processor Data Sheet is a supplement to the *AMD-K6<sup>®</sup> Processor Data Sheet*, order# 20695. When combined, the two data sheets provide the complete specification of the mobile AMD-K6 processor.



# 1 Mobile AMD-K6® Processor

---

- Advanced 6-Issue RISC86® Superscalar Microarchitecture
  - ◆ Seven parallel specialized execution units
  - ◆ Multiple sophisticated x86-to-RISC86 instruction decoders
  - ◆ Advanced two-level branch prediction
  - ◆ Speculative execution
  - ◆ Out-of-order execution
  - ◆ Register renaming and data forwarding
  - ◆ Issues up to six RISC86 instructions per clock
- Large On-Chip Split 64-Kbyte Level-One (L1) Cache
  - ◆ 32-Kbyte instruction cache with additional predecode cache
  - ◆ 32-Kbyte writeback dual-ported data cache
  - ◆ MESI protocol support
- High-Performance IEEE 754-Compatible and 854-Compatible Floating-Point Unit
- High-Performance Industry-Standard MMX™ Instructions
- Ceramic Ball Grid Array (CBGA) and Socket 7-Compatible Ceramic Pin Grid Array (CPGA) Package Options
- Industry-Standard System Management Mode (SMM)
- IEEE 1149.1 Boundary Scan
- Full x86 Binary Software Compatibility
- 0.25-Micron Process Technology

The mobile AMD-K6® processor is the first 6th-generation processor delivering the highest superscalar x86 performance to portable PC systems. The mobile AMD-K6 processor is a natural extension of the AMD-K6 processor and incorporates the same leading-edge features, including the innovative and efficient RISC86 microarchitecture, a large 64-Kbyte level-one cache (32-Kbyte dual-ported data cache, 32-Kbyte instruction cache with predecode data), a powerful IEEE 754-compatible and 854-compatible floating-point execution unit, and a high-performance multimedia execution unit for executing industry-standard MMX instructions. These features have been combined to deliver industry leadership in 16-bit and 32-bit performance, providing exceptional performance for both Windows® 95 and Windows NT® software bases.

The mobile AMD-K6 processor includes several key features specifically designed for the mobile market. The processor is implemented using an AMD-developed, state-of-the-art 0.25-micron process technology. This process technology features a split-plane design that allows the processor core to operate at a lower voltage while

the I/O portion operates at the industry-standard 3.3V level. The 0.25-micron process technology with the split-plane voltage design enables the mobile AMD-K6 processor to deliver superior portable PC performance solutions while utilizing a lower processor core voltage, which results in lower power consumption and longer battery life. In addition, the mobile AMD-K6 processor includes the complete industry-standard System Management Mode (SMM), which is critical to system resource and power management. The mobile AMD-K6 processor also features the industry-standard Stop-Clock (STPCLK#) control circuitry and the Halt instruction, both required for implementing the ACPI specification. Finally, the mobile AMD-K6 processor is offered in either a lightweight, thermally-efficient, 360-ball Ball Grid Array (CBGA) package that enables high-volume and low-cost SMT manufacturing, or a standard socket 7-compatible, 321-pin Ceramic Pin Grid Array (CPGA) package.

The mobile AMD-K6 processor's RISC86 microarchitecture is a decoupled decode/execution superscalar design that implements state-of-the-art design techniques to achieve leading-edge performance. Advanced design techniques implemented in the mobile AMD-K6 processor include multiple x86 instruction decode, single-clock internal RISC operations, seven execution units that support superscalar operation, out-of-order execution, data forwarding, speculative execution, and register renaming. In addition, the processor supports the industry's most advanced branch prediction logic by implementing an 8192-entry branch history table, the industry's only branch target cache, and a return address stack, which combine to deliver better than a 95% prediction rate. These design techniques enable the mobile AMD-K6 to issue, execute, and retire multiple x86 instructions per clock, resulting in excellent scaleable performance.

The mobile AMD-K6 processor is fully x86 binary code compatible. AMD's extensive experience through four generations of x86 processors has been carefully integrated into the mobile AMD-K6 processor to provide complete compatibility with Windows 95, Windows 3.x, Windows NT, DOS, OS/2, Unix, Solaris, NetWare<sup>®</sup>, Vines, and other leading x86 operating systems and applications. In addition, the mobile AMD-K6 is Pentium<sup>®</sup> processor-bus compatible, allowing the processor to be quickly and easily integrated into a mature and cost-effective industry-standard infrastructure of chipsets, power supplies, and thermal designs.

AMD has designed, manufactured, and delivered over 50 million Microsoft Windows-compatible processors in the last five years alone. The mobile AMD-K6 processor is the next generation in this long line of processors. With its combination of state-of-the-art features, industry-leading performance, high-performance multimedia engine, full x86 compatibility, and low-cost infrastructure, the mobile AMD-K6 processor is the superior choice for leading-edge portable personal computers.

## 2 Internal Architecture

---

### 2.1 Introduction

The mobile AMD-K6 processor implements advanced design techniques known as the RISC86 microarchitecture. The RISC86 microarchitecture is a decoupled decode/execution design approach that yields superior sixth-generation performance for x86-based software. This chapter describes the techniques used and the functional elements of the RISC86 microarchitecture.

### 2.2 Mobile AMD-K6® Processor Microarchitecture Overview

When discussing processor design, it is important to understand the terms *architecture*, *microarchitecture*, and *design implementation*. The term *architecture* refers to the instruction set and features of a processor that are visible to software programs running on the processor. The architecture determines what software the processor can run. The architecture of the mobile AMD-K6 processor is the industry-standard x86 instruction set.

The term *microarchitecture* refers to the design techniques used in the processor to reach the target cost, performance, and functionality goals. The mobile AMD-K6 is based on a sophisticated RISC core known as the Enhanced RISC86 microarchitecture. The Enhanced RISC86 microarchitecture is an advanced, second-order decoupled decode/execution design approach that enables industry-leading performance for x86-based software.

The term *design implementation* refers to the actual logic and circuit designs from which the processor is created according to the microarchitecture specifications.

**Enhanced RISC86<sup>®</sup>  
Microarchitecture**

The Enhanced RISC86 microarchitecture defines the characteristics of the mobile AMD-K6 processor. The innovative RISC86 microarchitecture approach implements the x86 instruction set by internally translating x86 instructions into RISC86 operations. These RISC86 operations were specially designed to include direct support for the x86 instruction set while observing the RISC performance principles of fixed length encoding, regularized instruction fields, and a large register set. The Enhanced RISC86 microarchitecture used in the mobile AMD-K6 processor enables higher processor core performance and promotes straightforward extensibility in future designs. Instead of directly executing complex x86 instructions, which have lengths of 1 to 15 bytes, the mobile AMD-K6 executes the simpler and easier fixed-length RISC86 opcodes, while maintaining the instruction coding efficiencies found in x86 programs.

The mobile AMD-K6 processor contains parallel decoders, a centralized RISC86 operation scheduler, and seven execution units that support superscalar operation—multiple decode, execution, and retirement—of x86 instructions. These elements are packed into an aggressive and highly efficient six-stage pipeline.

**Decoders.** Decoding of the x86 instructions begins when the on-chip instruction cache is filled. Predecode logic determines the length of an x86 instruction on a byte-by-byte basis. This predecode information is stored, along with the x86 instructions, in the instruction cache, to be used later by the decoders. The decoders translate on-the-fly, with no additional latency, up to two x86 instructions per clock into RISC86 operations.

*Note: In this chapter, “clock” refers to a processor clock.*

The mobile AMD-K6 processor categorizes x86 instructions into three types of decodes—short, long and vector. The decoders process either two short, one long, or one vector decode at a time. The three types of decodes have the following characteristics:

- Short decodes—x86 instructions that are up to seven bytes long
- Long decodes—x86 instructions less than or equal to 11 bytes long
- Vector decodes—complex x86 instructions

Short and long decodes are processed completely within the decoders. Vector decodes are started by the decoders and then completed by fetched sequences from an on-chip ROM. After decoding, the RISC86 operations are delivered to the scheduler for dispatching to the execution units.

**Scheduler/Instruction Control Unit.** The centralized scheduler or buffer is managed by the Instruction Control Unit (ICU). The ICU buffers and manages up to 24 RISC86 operations at a time. This equals from 6 to 12 x86 instructions. This buffer size (24) is perfectly matched to the processor's six-stage RISC86 pipeline and seven parallel execution units. The scheduler accepts as many as four RISC86 operations at a time from the decoders. The ICU is capable of simultaneously issuing up to six RISC86 operations at a time to the execution units. This consists of the following types of operations:

- Memory load operation
- Memory store operation
- Complex integer or MMX register operation
- Simple integer register operation
- Floating-point register operation
- Branch condition evaluation

**Registers.** The scheduler uses 48 physical registers that are contained within the RISC86 microarchitecture when managing the 24 RISC86 operations. The 48 physical registers are located in a general register file and are grouped as 24 general registers, plus 24 renaming registers. The 24 general registers consist of 16 scratch registers and eight registers that correspond to the x86 general purpose registers—EAX, EBX, ECX, EDX, EBP, ESP, ESI and EDI.

**Branch Logic.** The mobile AMD-K6 processor is designed with highly sophisticated dynamic branch logic consisting of the following:

- Branch history/Prediction table
- Branch target cache
- Return address stack

The mobile AMD-K6 processor implements a two-level branch prediction scheme based on an 8192-entry branch history table. The branch history table stores prediction information that is

used for predicting conditional branches. Because the branch history table does not store predicted target addresses, special address ALUs calculate target addresses on-the-fly during instruction decode. The branch target cache augments predicted branch performance by avoiding a one clock cache-fetch penalty. This specialized target cache does this by supplying the first 16 bytes of target instructions to the decoders when branches are predicted. The return address stack is a unique device specifically designed for optimizing CALL and RETURN pairs. In summary, the mobile AMD-K6 uses dynamic branch logic to minimize delays due to the branch instructions that are common in x86 software.

**Mobile AMD-K6<sup>®</sup> Processor Block Diagram.** As shown in Figure 1 on page 9, the high-performance, out-of-order execution engine of the mobile AMD-K6 processor is mated to a split level-one 64-Kbyte writeback cache with 32 Kbytes of instruction cache and 32 Kbytes of data cache. The instruction cache feeds the decoders and, in turn, the decoders feed the scheduler. The ICU issues and retires RISC86 operations contained in the scheduler. The system bus interface is an industry-standard 64-bit Pentium processor demultiplexed bus.

The mobile AMD-K6 processor combines the latest in processor microarchitecture to provide the highest x86 performance for today's personal computers. The mobile AMD-K6 offers true sixth-generation performance and full x86 binary software compatibility.






Figure 1. Mobile AMD-K6® Processor Block Diagram

## 2.3 Cache, Instruction Prefetch, and Predecode Bits

The writeback level-one cache on the mobile AMD-K6 processor is organized as a separate 32-Kbyte instruction cache and a 32-Kbyte data cache with two-way set associativity. The cache line size is 32 bytes and lines are prefetched from main memory using an efficient pipelined burst transaction. As the instruction cache is filled, each instruction byte is analyzed for instruction boundaries using predecoding logic. Predecoding annotates each instruction byte with information that later enables the decoders to efficiently decode multiple instructions simultaneously.

### Cache

The processor cache design takes advantage of a sectored organization (see Figure 2 on page 10). Each sector consists of 64 bytes configured as two 32-byte cache lines. The two cache lines of a sector share a common tag but have separate pairs of MESI (Modified, Exclusive, Shared, Invalid) bits that track the state of each cache line.

Tag Address	Cache Line 1	Byte 31	Predecode Bits	Byte 30	Predecode Bits	.....	.....	Byte 0	Predecode Bits	MESI Bits
	Cache Line 2	Byte 31	Predecode Bits	Byte 30	Predecode Bits	.....	.....	Byte 0	Predecode Bits	MESI Bits

**Figure 2. Cache Sector Organization**

Two forms of cache misses and associated cache fills can take place—a sector replacement and a cache line replacement. In the case of a sector replacement, the miss is due to a tag mismatch, in which case the required cache line is filled from external memory, and the cache line within the sector that was not required is marked as invalid. In the case of a cache line replacement, the address matches the tag, but the requested cache line is marked as invalid. The required cache line is filled from external memory, and the cache line within the sector that is not required remains in the same cache state.

**Prefetching**

The mobile AMD-K6 processor performs cache prefetching for sector replacements only—as opposed to cache line replacements. This cache prefetching results in the filling of the required cache line first, and a prefetch of the second cache line. Furthermore, the prefetch of the cache line that is not required is initiated only in the forward direction—that is, only if the requested cache line is the first cache line within the sector. From the perspective of the external bus, the two cache-line fills typically appear as two 32-byte burst read cycles occurring back-to-back or, if allowed, as pipelined cycles.

**Predecode Bits**

Decoding x86 instructions is particularly difficult because the instructions are variable-length and can be from 1 to 15 bytes long. Predecode logic supplies the predecode bits that are associated with each instruction byte. The predecode bits indicate the number of bytes to the start of the next x86 instruction. The predecode bits are stored in an extended instruction cache alongside each x86 instruction byte as shown in Figure 2 on page 10. The predecode bits are passed with the instruction bytes to the decoders where they assist with parallel x86 instruction decoding.

## 2.4 Instruction Fetch and Decode

### Instruction Fetch

The processor can fetch up to 16 bytes per clock out of the instruction cache or branch target cache. The fetched information is placed into a 16-byte instruction buffer that feeds directly into the decoders (see Figure 3). Fetching can occur along a single execution stream with up to seven outstanding branches taken.

The instruction fetch logic is capable of retrieving any 16 contiguous bytes of information within a 32-byte boundary. There is no additional penalty when the 16 bytes of instructions lie across a cache line boundary. The instruction bytes are loaded into the instruction buffer as they are consumed by the decoders. Although instructions can be consumed with byte granularity, the instruction buffer is managed on a memory-aligned word (2 bytes) organization. Therefore, instructions are loaded and replaced with word granularity. When a control transfer occurs—such as a JMP instruction—the entire instruction buffer is flushed and reloaded with a new set of 16 instruction bytes.





Figure 3. The Instruction Buffer

**Instruction Decode**

The mobile AMD-K6 processor decode logic is designed to decode multiple x86 instructions per clock (see Figure 4). The decode logic accepts x86 instruction bytes and their predecode bits from the instruction buffer, locates the actual instruction boundaries, and generates RISC86 operations from these x86 instructions.

RISC86 operations are fixed-format internal instructions. Most RISC86 operations execute in a single clock. RISC86 operations are combined to perform every function of the x86 instruction set. Some x86 instructions are decoded into as few as zero RISC86 opcodes—for instance a NOP—or one RISC86 operation—a register-to-register add. More complex x86 instructions are decoded into several RISC86 operations.



**Figure 4. Mobile AMD-K6<sup>®</sup> Processor Decode Logic**

The mobile AMD-K6 processor uses a combination of decoders to convert x86 instructions into RISC86 operations. The hardware consists of three sets of decoders—two parallel short decoders, one long decoder, and one vectoring decoder. The parallel short decoders translate the most commonly-used x86 instructions (moves, shifts, branches, ALU, MMX, FPU) into zero, one, or two RISC86 operations each. The short decoders only operate on x86 instructions that are up to seven bytes long. In addition, they are designed to decode up to two x86 instructions per clock. The commonly-used x86 instructions that are greater than seven bytes but not more than 11 bytes long, and semi-commonly-used x86 instructions that are up to seven bytes long are handled by the long decoder.

The long decoder only performs one decode per clock and generates up to four RISC86 operations. All other translations (complex instructions, serializing conditions, interrupts and exceptions, etc.) are handled by a combination of the vector decoder and RISC86 operation sequences fetched from an on-chip ROM. For complex operations, the vector decoder logic provides the first set of RISC86 operations and a vector (initial ROM address) to a sequence of further RISC86 operations. The same types of RISC86 operations are fetched from the ROM as those that are generated by the hardware decoders.

**Note:** *Although all three sets of decoders are simultaneously fed a copy of the instruction buffer contents, only one of the three types of decoders is used during any one decode clock.*

The decoders or the RISC86 sequencer always generate a group of four RISC86 operations. For decodes that cannot fill the entire group with four RISC86 operations, RISC86 NOP operations are placed in the empty locations of the grouping. For example, a long-decoded x86 instruction that converts to only three RISC86 operations is padded with a single RISC86 NOP operation and then passed to the scheduler. Up to six groups or 24 RISC86 operations can be placed in the scheduler at a time.

All of the common, and a few of the uncommon, floating-point instructions (also known as ESC instructions) are hardware decoded as short decodes. This decode generates a RISC86 floating-point operation and, optionally, an associated floating-point load or store operation. Floating-point or ESC instruction decode is only allowed in the first short decoder, but non-ESC instructions, excluding MMX instructions, can be


decoded simultaneously by the second short decoder along with an ESC instruction decode in the first short decoder.

All of the MMX instructions, with the exception of the EMMS instruction, are hardware decoded as short decodes. The MMX instruction decode generates a RISC86 MMX operation and, optionally, an associated MMX load or store operation. MMX instruction decode is only allowed in the first short decoder. However, instructions other than MMX and ESC instructions can be decoded simultaneously by the second short decoder along with an MMX instruction decode in the first short decoder.

## 2.5 Centralized Scheduler

The scheduler is the heart of the mobile AMD-K6 processor (see Figure 5 on page 15). It contains the logic necessary to manage out-of-order execution, data forwarding, register renaming, simultaneous issue and retirement of multiple RISC86 operations, and speculative execution. The scheduler's buffer can hold up to 24 RISC86 operations. This equates to a maximum of 12 x86 instructions. When possible, the scheduler can simultaneously issue a RISC86 operation to any available execution unit (store, load, branch, integer, integer/multimedia, or floating-point). In total, the scheduler can issue up to six and retire up to four RISC86 operations per clock.

The main advantage of the scheduler and its operation buffer is the ability to examine an x86 instruction window equal to 12 x86 instructions at one time. This advantage is due to the fact that the scheduler operates on the RISC86 operations in parallel and allows the mobile AMD-K6 processor to perform dynamic on-the-fly instruction code scheduling for optimized execution. Although the scheduler can issue RISC86 operations for out-of-order execution, it always retires x86 instructions in order.



**Figure 5. Mobile AMD-K6<sup>®</sup> Processor Scheduler**

## 2.6 Execution Units

The mobile AMD-K6 processor contains seven execution units—store, load, integer register X, integer register Y, multimedia register, floating-point register, and branch condition. Each unit is independent and capable of handling the RISC86 operations. Table 1 on page 16 details the execution units, functions performed within these units, operation latency, and operation throughput.

The store and load execution units are two-staged pipelined designs. The store unit performs data writes and register calculation for LEA/PUSH. Data memory and register writes from stores are available after one clock. The load unit performs data memory reads. Data is available from the load unit after two clocks.

The Integer X execution unit can operate on all ALU operations, multiplies, divides (signed and unsigned), shifts, and rotates.

The multimedia unit shares pipeline control with the Integer X unit and executes all MMX instructions.

The Integer Y execution unit can operate on the basic word and doubleword ALU operations—ADD, AND, CMP, OR, SUB, XOR, zero-extend and sign-extend operands.

The branch condition unit is separate from the branch prediction logic in that it resolves conditional branches such as JCC and LOOP after the branch condition has been evaluated.

**Table 1. Execution Latency and Throughput of Execution Units**

Execution Unit	Function	Latency	Throughput
Store	LEA/PUSH, Address	1	1
	Memory Store	1	1
Load	Memory Loads	2	1
Integer X	Integer ALU	1	1
	Integer Multiply	2–3	2–3
	Integer Shift	1	1
Multimedia	MMX™ ALU	1	1
	MMX Shifts, Packs, Unpack	1	1
	MMX Multiply	1–2	1–2
Integer Y	Basic ALU (16- & 32-bit operands)	1	1
Branch	Resolves Branch Conditions	1	1
FPU	FADD, FSUB, FMUL	2	2



## 2.7 Branch-Prediction Logic

Sophisticated branch logic that can minimize or hide the impact of changes in program flow is designed into the mobile AMD-K6 processor. Branches in x86 code fit into two categories—unconditional branches, which always change program flow (that is, the branches are always taken) and conditional branches, which may or may not divert program flow (that is, the branches are taken or not-taken). When a conditional branch is not taken, the processor simply continues decoding and executing the next instructions in memory.

Typical applications have up to 10% of unconditional branches and another 10% to 20% conditional branches. The mobile AMD-K6 processor branch logic has been designed to handle this type of program behavior and its negative effects on instruction execution, such as stalls due to delayed instruction fetching and the draining of the processor pipeline. The branch logic contains an 8192-entry branch history table, a 16-entry by 16-byte branch target cache, a 16-entry return address stack, and a branch execution unit.

### Branch History Table

The mobile AMD-K6 processor handles unconditional branches without any penalty by redirecting instruction fetching to the target address of the unconditional branch. However, conditional branches require the use of the dynamic branch-prediction mechanism built into the mobile AMD-K6. A two-level adaptive history algorithm is implemented in an 8192-entry branch history table. This table stores executed branch information, predicts individual branches, and predicts the behavior of groups of branches. To accommodate the large branch history table, the mobile AMD-K6 processor does not store predicted target addresses. Instead, the branch target addresses are calculated on-the-fly using ALUs during the decode stage. The adders calculate all possible target addresses before the instructions are fully decoded and the processor chooses which addresses are valid.

### Branch Target Cache

To avoid a one clock cache-fetch penalty when a branch is predicted taken, a built-in branch target cache supplies the first 16 bytes of instructions directly to the instruction buffer (assuming the target address hits this cache). (See Figure 3 on page 11.) The branch target cache is organized as 16 entries of

16 bytes. In total, the branch prediction logic achieves branch prediction rates greater than 95%.


**Return Address Stack**

The return address stack is a special device designed to optimize CALL and RET pairs. Software is typically compiled with subroutines that are frequently called from various places in a program. This is usually done to save space. Entry into the subroutine occurs with the execution of a CALL instruction. At that time, the processor pushes the address of the next instruction in memory following the CALL instruction onto the stack (allocated space in memory). When the processor encounters a RET instruction (within or at the end of the subroutine), the branch logic pops the address from the stack and begins fetching from that location. To avoid the latency of main memory accesses during CALL and RET operations, the return address stack caches the pushed addresses.

**Branch Execution Unit**

The branch execution unit enables efficient speculative execution. This unit gives the processor the ability to execute instructions beyond conditional branches before knowing whether the branch prediction was correct. The mobile AMD-K6 processor does not permanently update the x86 registers or memory locations until all speculatively executed conditional branch instructions are resolved. When a prediction is incorrect, the processor backs out to the point of the mispredicted branch instruction and restores all registers. The mobile AMD-K6 processor can support up to seven outstanding branches.

### 3 Logic Symbol Diagram

**Note:**

The voltage detection pins are only supported in the CPGA package. They are not supported in the CBGA package.



## 4 Signal Descriptions

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
A20M#	V09/AK-08	Input	<p><i>Address Bit 20 Mask</i></p> <p>A20M# is used to simulate the behavior of the 8086 when it is running in Real mode. The assertion of A20M# causes the processor to force bit 20 of the physical address to 0 prior to accessing the cache or driving out a memory bus cycle. The clearing of address bit 20 maps addresses that wrap above 1 Mbyte to addresses below 1 Mbyte.</p>
A[31:3]	See "Pin Designations by Functional Grouping" on page 91.	A31-A5: Bidirectional A4-A3: Output	<p><i>Address Bus</i></p> <p>A[31:3] contains the physical address for the current bus cycle. The processor drives addresses on A[31:3] during memory and I/O cycles, and cycle definition information during special bus cycles. The processor samples addresses on A[31:5] during inquire cycles.</p>
ADS#	P03/AJ-05	Output	<p><i>Address Strobe</i></p> <p>The assertion of ADS# indicates the beginning of a new bus cycle. The address bus and all cycle definition signals corresponding to this bus cycle are driven valid off the same clock edge as ADS#.</p>
ADSC#	W07/AM-02	Output	<p><i>Address Strobe Copy</i></p> <p>ADSC# has the identical function and timing as ADS#. In the event ADS# becomes too heavily loaded due to a large fanout in a system, ADSC# can be used to split the load across two outputs, which improves timing.</p>
AHOLD	H19/V-04	Input	<p><i>Address Hold</i></p> <p>AHOLD can be asserted by the system to initiate one or more inquire cycles. To allow the system to drive the address bus during an inquire cycle, the processor floats A[31:3] and AP off the clock edge on which AHOLD is sampled asserted. The data bus and all other control and status signals remain under the control of the processor and are not floated.</p>
AP	N02/AK-02	Bidirectional	<p><i>Address Parity</i></p> <p>AP contains the even parity bit for cache line addresses driven and sampled on A[31:5]. The term <i>even parity</i> means that the total number of 1 bits on AP and A[31:5] is even. (A4 and A3 are not used for the generation or checking of address parity because these bits are not required to address a cache line.)</p>

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary																		
APCHK#	R03/AE-05	Output	<p><i>Address Parity Check</i></p> <p>If the processor detects an address parity error during an inquire cycle, APCHK# is asserted for one clock.</p>																		
BE[7:0]#	See “Pin Designations by Functional Grouping” on page 91.	Output	<p><i>Byte Enables</i></p> <p>BE[7:0]# are used by the processor to indicate the valid data bytes during a write cycle and the requested data bytes during a read cycle. The eight byte enables correspond to the eight bytes of the data bus as follows:</p> <table><tr><td>■ BE7#: D[63:56]</td><td>■ BE3#: D[31:24]</td></tr><tr><td>■ BE6#: D[55:48]</td><td>■ BE2#: D[23:16]</td></tr><tr><td>■ BE5#: D[47:40]</td><td>■ BE1#: D[15:8]</td></tr><tr><td>■ BE4#: D[39:32]</td><td>■ BE0#: D[7:0]</td></tr></table> <p>The byte enables are also used to distinguish between special bus cycles as defined in Table 7 on page 32.</p>	■ BE7#: D[63:56]	■ BE3#: D[31:24]	■ BE6#: D[55:48]	■ BE2#: D[23:16]	■ BE5#: D[47:40]	■ BE1#: D[15:8]	■ BE4#: D[39:32]	■ BE0#: D[7:0]										
■ BE7#: D[63:56]	■ BE3#: D[31:24]																				
■ BE6#: D[55:48]	■ BE2#: D[23:16]																				
■ BE5#: D[47:40]	■ BE1#: D[15:8]																				
■ BE4#: D[39:32]	■ BE0#: D[7:0]																				
BF[2:0]	See “Pin Designations by Functional Grouping” on page 91.	Inputs, Internal Pullups	<p><i>Bus Frequency</i></p> <p>BF[2:0] determine the internal operating frequency of the processor. The frequency of the CLK input signal is multiplied internally by a ratio determined by the state of these signals as shown below:</p> <table><tr><th>State of BF[2:0] Inputs</th><th>Processor-Clock to Bus-Clock Ratio</th></tr><tr><td>100b</td><td>2.5x</td></tr><tr><td>101b</td><td>3.0x</td></tr><tr><td>110b</td><td>2.0x</td></tr><tr><td>111b</td><td>3.5x</td></tr><tr><td>000b</td><td>4.5x</td></tr><tr><td>001b</td><td>5.0x</td></tr><tr><td>010b</td><td>4.0x</td></tr><tr><td>011b</td><td>5.5x</td></tr></table> <p>BF[2:0] have weak internal pullups and default to the 3.5 ratio if left unconnected.</p>	State of BF[2:0] Inputs	Processor-Clock to Bus-Clock Ratio	100b	2.5x	101b	3.0x	110b	2.0x	111b	3.5x	000b	4.5x	001b	5.0x	010b	4.0x	011b	5.5x
State of BF[2:0] Inputs	Processor-Clock to Bus-Clock Ratio																				
100b	2.5x																				
101b	3.0x																				
110b	2.0x																				
111b	3.5x																				
000b	4.5x																				
001b	5.0x																				
010b	4.0x																				
011b	5.5x																				

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
BOFF#	J18/Z-04	Input	<p><i>Backoff</i></p> <p>If BOFF# is sampled asserted, the processor unconditionally aborts any cycles in progress and transitions to a bus hold state by floating the following signals: A[31:3], ADS#, ADSC#, AP, BE[7:0]#, CACHE#, D[63:0], D/C#, DP[7:0], LOCK#, M/IO#, PCD, PWT, SCYC, and W/R#. These signals remain floated until BOFF# is sampled negated. This allows an alternate bus master or the system to control the bus.</p>
BRDY#	K03/X-04	Input, Internal Pullup	<p><i>Burst Ready</i></p> <p>BRDY# is asserted to the processor by system logic to indicate either that the data bus is being driven with valid data during a read cycle or that the data bus has been latched during a write cycle. BRDY# is also used to indicate the completion of special bus cycles.</p>
BRDYC#	M01/Y-03	Input, Internal Pullup	<p><i>Burst Ready Copy</i></p> <p>BRDYC# has the identical function as BRDY#. In the event BRDY# becomes too heavily loaded due to a large fanout in a system, BRDYC# can be used to reduce this loading, which improves timing. In addition, BRDYC# is sampled when RESET is negated to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#.</p>
BREQ	W03/AJ-01	Output	<p><i>Bus Request</i></p> <p>BREQ is asserted by the processor to request the bus in order to complete an internally pending bus cycle. The system logic can use BREQ to arbitrate among the bus participants.</p>
CACHE#	T03/U-03	Output	<p><i>Cacheable Access</i></p> <p>For reads, CACHE# is asserted to indicate the cacheability of the current bus cycle. For write cycles, CACHE# is asserted to indicate the current bus cycle is a modified cache-line writeback.</p>
CLK	W10/AK-18	Input	<p><i>Clock</i></p> <p>The CLK signal is the bus clock for the processor and is the reference for all signal timings under normal operation.</p>
D/C#	W04/AK-04	Output	<p><i>Data/Code</i></p> <p>The processor drives D/C# during a memory bus cycle to indicate whether it is addressing data or executable code. D/C# is also used to define other bus cycles, including interrupt acknowledge and special cycles.</p>

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
D[63:0]	See "Pin Designations by Functional Grouping" on page 91.	Bidirectional	<p><b>Data Bus</b></p> <p>D[63:0] represent the processor's 64-bit data bus. Each of the eight bytes of data that comprise this bus is qualified by a corresponding byte enable.</p>
DP[7:0]	See "Pin Designations by Functional Grouping" on page 91.	Bidirectional	<p><b>Data Parity</b></p> <p>DP[7:0] are even parity bits for each valid byte of data—as defined by BE[7:0]#—driven and sampled on the D[63:0] data bus. If the processor detects bad parity on any valid byte of data during a read cycle, PCHK# is asserted.</p> <p>The eight data parity bits correspond to the eight bytes of the data bus as follows:</p> <ul style="list-style-type: none"> <li>■ DP7: D[63:56]</li> <li>■ DP6: D[55:48]</li> <li>■ DP5: D[47:40]</li> <li>■ DP4: D[39:32]</li> <li>■ DP3: D[31:24]</li> <li>■ DP2: D[23:16]</li> <li>■ DP1: D[15:8]</li> <li>■ DP0: D[7:0]</li> </ul> <p>For systems that do not support data parity, DP[7:0] should be connected to V<sub>CC3</sub> through pullup resistors.</p>
EADS#	U11/AM-04	Input	<p><b>External Address Strobe</b></p> <p>System logic asserts EADS# during a cache inquire cycle to indicate that the address bus contains a valid address.</p>
EWBE#	U03/W-03	Input	<p><b>External Write Buffer Empty</b></p> <p>The system logic can negate EWBE# to the processor to indicate that its external write buffers are full and that additional data cannot be stored at this time. This causes the processor to delay the following activities until EWBE# is sampled asserted:</p> <ul style="list-style-type: none"> <li>■ The commitment of write hit cycles to cache lines in the modified state or exclusive state in the processor's cache</li> <li>■ The decode and execution of an instruction that follows a currently-executing serializing instruction</li> <li>■ The assertion or negation of SMIACK#</li> <li>■ The entering of the Halt state and the Stop Grant state</li> </ul>
FERR#	L03/Q-05	Output	<p><b>Floating-Point Error</b></p> <p>The assertion of FERR# indicates the occurrence of an unmasked floating-point exception resulting from the execution of a floating-point instruction.</p>



Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
FLUSH#	U13/AN-07	Input	<p><i>Cache Flush</i></p> <p>In response to sampling FLUSH# asserted, the processor writes back any data cache lines that are in the modified state, invalidates all lines in the instruction and data caches, and then executes a flush acknowledge special cycle. In addition, FLUSH# is sampled when RESET is negated to determine if the processor enters Tri-State Test mode.</p>
HIT#	V08/AK-06	Output	<p><i>Inquire Cycle Hit</i></p> <p>The processor asserts HIT# during an inquire cycle to indicate that the cache line is valid within the processor's internal instruction or data cache (also known as a cache hit).</p>
HITM#	U10/AL-05	Output	<p><i>Inquire Cycle Hit To Modified Line</i></p> <p>The processor asserts HITM# during an inquire cycle to indicate that the cache line exists in the processor's data cache in the modified state. The processor performs a writeback cycle as a result of this cache hit.</p>
HLDA	P02/AJ-03	Output	<p><i>Hold Acknowledge</i></p> <p>When HOLD is sampled asserted, the processor completes the current bus cycles, floats the processor bus, and asserts HLDA in an acknowledgment that these events have been completed. The following signals are floated when HLDA is asserted: A[31:3], ADS#, ADSC#, AP, BE[7:0]#, CACHE#, D[63:0], D/C#, DP[7:0], LOCK#, M/IO#, PCD, PWT, SCYC, and W/R#.</p>
HOLD	J07/AB-04	Input	<p><i>Bus Hold Request</i></p> <p>The system logic can assert HOLD to gain control of the processor's bus. When HOLD is sampled asserted, the processor completes the current bus cycles, floats the processor bus, and asserts HLDA in an acknowledgment that these events have been completed.</p>
IGNNE#	V12/AA-35	Input	<p><i>Ignore Numeric Exception</i></p> <p>IGNNE# is used by external logic to control the effect of an unmasked floating-point exception. Under certain circumstances, if IGNNE# is sampled asserted, the processor ignores the floating-point exception.</p>

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
INIT	V15/AA-33	Input	<p><i>Initialization</i></p> <p>The assertion of INIT causes the processor to flush its pipelines, to initialize most of its internal state, and to branch to address FFFF_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, model-specific registers, the CD and NW bits of the CR0 register, and other specific internal resources.</p>
INTR	V13/AD-34	Input	<p><i>Maskable Interrupt</i></p> <p>INTR is the system's maskable interrupt input to the processor. When the processor samples and recognizes INTR asserted, the processor executes a pair of interrupt acknowledge bus cycles and then jumps to the interrupt service routine specified by the interrupt number that was returned during the interrupt acknowledge sequence.</p>
INV	T02/U-05	Input	<p><i>Invalidation Request</i></p> <p>During an inquire cycle, the state of INV determines whether an addressed cache line that is found in the processor's instruction or data cache transitions to the invalid state or the shared state.</p>
KEN#	M02/W-05	Input	<p><i>Cache Enable</i></p> <p>If KEN# is sampled asserted, it indicates that the address presented by the processor is cacheable. Otherwise, a single-transfer cycle is executed and the processor does not cache the data. KEN# is ignored during writebacks.</p>
LOCK#	P01/AH-04	Output	<p><i>Bus Lock</i></p> <p>The processor asserts LOCK# during a sequence of bus cycles to ensure that the cycles are completed without allowing other bus masters to intervene.</p>
M/IO#	N01/T-04	Output	<p><i>Memory or I/O</i></p> <p>The processor drives M/IO# during a bus cycle to indicate whether it is addressing the memory or I/O space. M/IO# is used to define other bus cycles, including interrupt acknowledge and special cycles.</p>
NA#	T01/Y-05	Input	<p><i>Next Address</i></p> <p>System logic asserts NA# to indicate to the processor that it is ready to accept another address pipelined into the previous bus cycle.</p>

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
NMI	V14/AC-33	Input	<p><i>Non-Maskable Interrupt</i></p> <p>When NMI is sampled asserted, the processor jumps to the interrupt service routine defined by interrupt number 02h. Unlike the INTR signal, software cannot mask the effect of NMI if it is sampled asserted by the processor.</p>
PCD	U07/AG-05	Output	<p><i>Page Cache Disable</i></p> <p>The processor drives PCD to indicate the operating system's specification of cacheability for the page being addressed. System logic can use PCD to control external caching.</p>
PCHK#	M03/AF-04	Output	<p><i>Parity Check</i></p> <p>The processor asserts PCHK# during read cycles if it detects an even parity error on one or more valid bytes of D[63:0] during a read cycle.</p>
PWT	V07/AL-03	Output	<p><i>Page Writethrough</i></p> <p>The processor drives PWT to indicate the operating system's specification of the writeback state or writethrough state for the page being addressed. PWT, together with WB/WT#, specifies the data cache-line state during cacheable read misses and write hits to shared cache lines.</p>
RESET	H18/AK-20	Input	<p><i>Reset</i></p> <p>When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state including its pipelines and caches, the floating-point state, the MMX state, and all registers, and then the processor jumps to address FFFF_FFF0h to start instruction execution.</p> <p>The signals BRDYC# and FLUSH# are sampled during the falling transition of RESET to select the drive strength of selected output signals and to invoke the Tri-State Test mode, respectively.</p>
RSVD	See "Pin Designations by Functional Grouping" on page 91.	—	<p><i>Reserved</i></p> <p>Reserved signals are a special class of pins on the CPGA package that can be treated in one of the following ways:</p> <ul style="list-style-type: none"> <li>■ As no-connect (NC) pins, in which case these pins are left unconnected</li> <li>■ As pins connected to the system logic as defined by the industry-standard Pentium processor interface (Socket 7)</li> <li>■ Any combination of NC and Socket 7 pins</li> </ul>

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
SCYC	W15/AL-17	Output	<i>Split Cycle</i> The processor asserts SCYC during misaligned, locked transfers on the D[63:0] data bus.
SMI#	U14/AB-34	Input, Internal Pullup	<i>System Management Interrupt</i> The assertion of SMI# causes the processor to enter System Management Mode (SMM). Upon recognizing SMI#, the processor performs the following actions, in the order shown: <ol style="list-style-type: none"> <li>1. Flushes its instruction pipelines.</li> <li>2. Completes all pending and in-progress bus cycles.</li> <li>3. Acknowledges the interrupt by asserting SMIACK#.</li> <li>4. Saves the internal processor state in SMM memory.</li> <li>5. Disables interrupts.</li> <li>6. Jumps to the entry point of the SMM service routine.</li> </ol>
SMIACK#	U01/AG-03	Output	<i>System Management Interrupt Active</i> The processor acknowledges the assertion of SMI# with the assertion of SMIACK# to indicate that the processor has entered System Management Mode (SMM).
STPCLK#	K18/V-34	Input, Internal Pullup	<i>Stop Clock</i> The assertion of STPCLK# causes the processor to enter the Stop Grant state, during which the processor's internal clock is stopped. From the Stop Grant state, the processor can subsequently transition to the Stop Clock state, in which the bus clock CLK is stopped. Upon recognizing STPCLK#, the processor performs the following actions, in the order shown: <ol style="list-style-type: none"> <li>1. Flushes its instruction pipelines.</li> <li>2. Completes all pending and in-progress bus cycles.</li> <li>3. Acknowledges the STPCLK# assertion by executing a Stop Grant special bus cycle (see Table 7 on page 32).</li> <li>4. Stops its internal clock after BRDY# of the Stop Grant special bus cycle is sampled asserted and after EWBE# is sampled asserted.</li> <li>5. Enters the Stop Clock state if the system logic stops the bus clock CLK (optional).</li> </ol>
TCK	D18/M-34	Input, Internal Pullup	<i>Test Clock</i> TCK is the clock for boundary-scan testing using the Test Access Port (TAP).

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
TDI	E17/N-35	Input, Internal Pullup	<i>Test Data Input</i> TDI is the serial test data and instruction input for boundary-scan testing using the Test Access Port (TAP).
TDO	D19/N-33	Output	<i>Test Data Output</i> TDO is the serial test data and instruction output for boundary-scan testing using the Test Access Port (TAP).
TMS	E18/P-34	Input, Internal Pullup	<i>Test Mode Select</i> TMS specifies the test function and sequence of state changes for boundary-scan testing using the Test Access Port (TAP).
TRST#	E19/Q-33	Input, Internal Pullup	<i>Test Reset</i> The assertion of TRST# initializes the Test Access Port (TAP) by resetting its state machine to the Test-Logic-Reset state.
VCC2DET	na/AL-01	Output	<i>VCC2 Detect</i> VCC2DET is tied to V <sub>SS</sub> (logic level 0) to indicate to the system logic that it must supply the specified dual-voltage requirements to the V <sub>CC2</sub> and V <sub>CC3</sub> pins.
VCC2H/L#	na/AN-05	Output	<i>VCC2 High/Low</i> VCC2H/L# is tied to V <sub>SS</sub> (logic level 0) to indicate to the system logic that it must supply the specified processor core voltage to the V <sub>CC2</sub> pins.
W/R#	W05/AM-06	Output	<i>Write/Read</i> The processor drives W/R# to indicate whether it is performing a write or a read cycle on the bus. In addition, W/R# is used to define other bus cycles, including interrupt acknowledge and special cycles.
WB/WT#	N03/AA-05	Input	<i>Writeback or Writethrough</i> WB/WT#, together with PWT, specifies the data cache-line state during cacheable read misses and write hits to shared cache lines.

Table 2. Input Pin Types

Name	Type	Note	Name	Type	Note
A20M#	Asynchronous	Note 1	IGNNE#	Asynchronous	Note 1
AHOLD	Synchronous		INIT	Asynchronous	Note 2
BF[2:0]	Synchronous	Note 4	INTR	Asynchronous	Note 1
BOFF#	Synchronous		INV	Synchronous	
BRDY#	Synchronous		KEN#	Synchronous	
BRDYC#	Synchronous	Note 7	NA#	Synchronous	
CLK	Clock		NMI	Asynchronous	Note 2
EADS#	Synchronous		RESET	Asynchronous	Note 5, 6
EWBE#	Synchronous		SMI#	Asynchronous	Note 2
FLUSH#	Asynchronous	Note 2, 3	STPCLK#	Asynchronous	Note 1
HOLD	Synchronous		WB/WT#	Synchronous	

**Notes:**

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.
3. FLUSH# is also sampled during the falling transition of RESET and can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met the clock edge before the clock edge on which RESET is sampled negated. If asserted asynchronously, FLUSH# must meet a minimum setup and hold time of two clocks relative to the negation of RESET.
4. BF[2:0] are sampled during the falling transition of RESET. They must meet a minimum setup time of 1.0 ns and a minimum hold time of two clocks relative to the negation of RESET.
5. During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ns after CLK and V<sub>CC</sub> reach specification before it is negated.
6. During a warm reset, while CLK and V<sub>CC</sub> are within their specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.
7. BRDYC# is also sampled during the falling transition of RESET. If RESET is driven synchronously, BRDYC# must meet the specified hold time relative to the negation of RESET. If asserted asynchronously, BRDYC# must meet a minimum setup and hold time of two clocks relative to the negation of RESET.

**Table 3. Output Pin Float Conditions**

Name	Floated At: (Note 1)	Note	Name	Floated At: (Note 1)	Note
A[4:3]	HLDA, AHOLD, BOFF#	Note 2,3	HLDA	Always Driven	
ADS	HLDA, BOFF#	Note 2	LOCK	HLDA, BOFF#	Note 2
ADSC	HLDA, BOFF#	Note 2	M/IO#	HLDA, BOFF#	Note 2
APCHK	Always Driven		PCD	HLDA, BOFF#	Note 2
BE[7:0]	HLDA, BOFF#	Note 2	PCHK	Always Driven	
BREQ	Always Driven		PWT	HLDA, BOFF#	Note 2
CACHE	HLDA, BOFF#	Note 2	SCYC	HLDA, BOFF#	Note 2
D/C#	HLDA, BOFF#	Note 2	SMIACK	Always Driven	
FERR	Always Driven		VCC2DET	Always Driven	
HIT	Always Driven		VCC2H/L#	Always Driven	
HITM	Always Driven		W/R#	HLDA, BOFF#	Note 2
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. All outputs except VCC2DET, VCC2H/L#, and TDO float during Tri-State Test mode.</li> <li>2. Floated off the clock edge that BOFF# is sampled asserted and off the clock edge that HLDA is asserted.</li> <li>3. Floated off the clock edge that AHOLD is sampled asserted.</li> </ol>					

**Table 4. Input/Output Pin Float Conditions**

Name	Floated At: (Note 1)	Note
A[31:5]	HLDA, AHOLD, BOFF#	Note 2,3
AP	HLDA, AHOLD, BOFF#	Note 2,3
D[63:0]	HLDA, BOFF#	Note 2
DP[7:0]	HLDA, BOFF#	Note 2
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. All outputs except VCC2DET and TDO float during Tri-State Test mode.</li> <li>2. Floated off the clock edge that BOFF# is sampled asserted and off the clock edge that HLDA is asserted.</li> <li>3. Floated off the clock edge that AHOLD is sampled asserted.</li> </ol>		

**Table 5. Test Pins**

Name	Type	Note
TCK	Clock	
TDI	Input	Sampled on the rising edge of TCK
TDO	Output	Driven on the falling edge of TCK
TMS	Input	Sampled on the rising edge of TCK
TRST#	Input	Asynchronous (Independent of TCK)

Table 6. Bus Cycle Definition

Bus Cycle Initiated	Generated by CPU				Generated by System Logic
	M/IO#	D/C#	W/R#	CACHE#	KEN#
Code Read, Instruction Cache Line Fill	1	0	0	0	0
Code Read, Noncacheable	1	0	0	1	x
Code Read, Noncacheable	1	0	0	x	1
Encoding for Special Cycle	0	0	1	1	x
Interrupt Acknowledge	0	0	0	1	x
I/O Read	0	1	0	1	x
I/O Write	0	1	1	1	x
Memory Read, Data Cache Line Fill	1	1	0	0	0
Memory Read, Noncacheable	1	1	0	1	x
Memory Read, Noncacheable	1	1	0	x	1
Memory Write, Data Cache Writeback	1	1	1	0	x
Memory Write, Noncacheable	1	1	1	1	x
<b>Note:</b> <i>x means "don't care"</i>					

Table 7. Special Cycles

Special Cycle	A4	BE7#	BE6#	BE5#	BE4#	BE3#	BE2#	BE1#	BE0#	M/IO#	D/C#	W/R#	CACHE#	KEN#
Stop Grant	1	1	1	1	1	1	0	1	1	0	0	1	1	x
Flush Acknowledge (FLUSH# sampled asserted)	0	1	1	1	0	1	1	1	1	0	0	1	1	x
Writeback (WBINVD instruction)	0	1	1	1	1	0	1	1	1	0	0	1	1	x
Halt	0	1	1	1	1	1	0	1	1	0	0	1	1	x
Flush (INVD, WBINVD instruction)	0	1	1	1	1	1	1	0	1	0	0	1	1	x
Shutdown	0	1	1	1	1	1	1	1	0	0	0	1	1	x
<b>Note:</b> <i>x means "don't care"</i>														



## 5 Mobile AMD-K6<sup>®</sup> Processor Operation

---

### 5.1 0.25-Micron Process Technology

The mobile AMD-K6 processor is implemented using an advanced CMOS 0.25-micron process technology that utilizes a split core and I/O voltage supply, which allows the core of the processor to operate at a low voltage while the I/O portion operates at the industry-standard 3.3 volts. This technology enables high performance while reducing power consumption by operating the core at a low voltage and limiting power requirements to the acceptable levels for today's mobile PCs.

### 5.2 Clock Control

The mobile AMD-K6 processor supports five modes of clock control. The processor can transition between these modes to maximize performance, to minimize power dissipation, or to provide a balance between performance and power. (See “Power Dissipation” on page 69 for the maximum power dissipation of the mobile AMD-K6 within the normal and reduced-power states.)

The five clock-control states supported are as follows:

- **Normal State:** The processor is running in Real Mode, Virtual-8086 Mode, Protected Mode, or System Management Mode (SMM). In this state, all clocks are running—including the external bus clock CLK and the internal processor clock—and the full features and functions of the processor are available.
- **Halt State:** This low-power state is entered following the successful execution of the HLT instruction. During this state, the internal processor clock is stopped.
- **Stop Grant State:** This low-power state is entered following the recognition of the assertion of the STPCLK# signal. During this state, the internal processor clock is stopped.
- **Stop Grant Inquire State:** This state is entered from the Halt state and the Stop Grant state as the result of a system-initiated inquire cycle.
- **Stop Clock State:** This low-power state is entered from the Stop Grant state when the CLK signal is stopped.

The following sections describe each of the four low-power states. Figure 6 on page 37 illustrates the clock control state transitions.

## Halt State

**Enter Halt State.** During the execution of the HLT instruction, the mobile AMD-K6 processor executes a Halt special cycle. After BRDY# is sampled asserted during this cycle, and then EWBE# is also sampled asserted, the processor enters the Halt state in which the processor disables most of its internal clock distribution. In order to support the following operations, the internal phase-lock loop (PLL) continues to run, and some internal resources are still clocked in the Halt state:

- **Inquire Cycles:** The processor continues to sample AHOLD, BOFF#, and HOLD in order to support inquire cycles that are initiated by the system logic. The processor transitions to the Stop Grant Inquire state during the inquire cycle. After returning to the Halt state following the inquire cycle, the processor does not execute another Halt special cycle.
- **Flush Cycles:** The processor continues to sample FLUSH#. If FLUSH# is sampled asserted, the processor performs the flush operation in the same manner as it is performed in the Normal state. Upon completing the flush operation, the processor executes the Halt special cycle which indicates the processor is in the Halt state.
- **Time Stamp Counter (TSC):** The TSC continues to count in the Halt state.
- **Signal Sampling:** The processor continues to sample INIT, INTR, NMI, RESET, and SMI#.

After entering the Halt state, all signals driven by the processor retain their state as they existed following the completion of the Halt special cycle.

**Exit Halt State.** The mobile AMD-K6 processor remains in the Halt state until it samples INIT, INTR (if interrupts are enabled), NMI, RESET, or SMI# asserted. If any of these signals is sampled asserted, the processor returns to the Normal state and performs the corresponding operation. All of the normal requirements for recognition of these input signals apply within the Halt state.

## Stop Grant State

**Enter Stop Grant State.** After recognizing the assertion of STPCLK#, the mobile AMD-K6 processor flushes its instruction pipelines, completes all pending and in-progress bus cycles, and acknowledges the STPCLK# assertion by executing a Stop Grant special bus cycle. After BRDY# is sampled asserted during this cycle, and after EWBE# is also sampled asserted, the processor enters the Stop Grant state. The Stop Grant state is like the Halt state in that the processor disables most of its internal clock distribution in the Stop Grant state. In order to support the following operations, the internal PLL still runs, and some internal resources are still clocked in the Stop Grant state:

- **Inquire cycles:** The processor transitions to the Stop Grant Inquire state during an inquire cycle. After returning to the Stop Grant state following the inquire cycle, the processor does not execute another Stop Grant special cycle.
- **Time Stamp Counter (TSC):** The TSC continues to count in the Stop Grant state.
- **Signal Sampling:** The processor continues to sample INIT, INTR, NMI, RESET, and SMI#.

FLUSH# is not recognized in the Stop Grant state (unlike while in the Halt state).

Upon entering the Stop Grant state, all signals driven by the processor retain their state as they existed following the completion of the Stop Grant special cycle.

**Exit Stop Grant State.** The mobile AMD-K6 processor remains in the Stop Grant state until it samples STPCLK# negated or RESET asserted. If STPCLK# is sampled negated, the processor returns to the Normal state in less than 10 bus clock (CLK) periods. After the transition to the Normal state, the processor resumes execution at the instruction boundary on which STPCLK# was initially recognized.

If STPCLK# is recognized as negated in the Stop Grant state and subsequently sampled asserted prior to returning to the Normal state, the mobile AMD-K6 guarantees that a minimum of one instruction is executed prior to re-entering the Stop Grant state.

If INIT, INTR (if interrupts are enabled), FLUSH#, NMI, or SMI# are sampled asserted in the Stop Grant state, the

processor latches the edge-sensitive signals (INIT, FLUSH#, NMI, and SMI#), but otherwise does not exit the Stop Grant state to service the interrupt. When the processor returns to the Normal state due to sampling STPCLK# negated, any pending interrupts are recognized after returning to the Normal state. To ensure their recognition, all of the normal requirements for these input signals apply within the Stop Grant state.

If RESET is sampled asserted in the Stop Grant state, the processor immediately returns to the Normal state and the reset process begins.

#### **Stop Grant Inquire State**

**Enter Stop Grant Inquire State.** The Stop Grant Inquire state is entered from the Stop Grant state or the Halt state when EADS# is sampled asserted during an inquire cycle initiated by the system logic. The mobile AMD-K6 processor responds to an inquire cycle in the same manner as in the Normal state by driving HIT# and HITM#. If the inquire cycle hits a modified data cache line, the processor performs a writeback cycle.

**Exit Stop Grant Inquire State.** Following the completion of any writeback, the processor returns to the state from which it entered the Stop Grant Inquire state.

#### **Stop Clock State**

**Enter Stop Clock State.** If the CLK signal is stopped while the mobile AMD-K6 processor is in the Stop Grant state, the processor enters the Stop Clock state. Because all internal clocks and the PLL are not running in the Stop Clock state, the Stop Clock state represents the minimum-power state of all clock control states. The CLK signal must be held Low while it is stopped.

The Stop Clock state cannot be entered from the Halt state.

INTR is the only input signal that is allowed to change states while the processor is in the Stop Clock state. However, INTR is not sampled until the processor returns to the Stop Grant state. All other input signals must remain unchanged in the Stop Clock state.

**Exit Stop Clock State.** The mobile AMD-K6 processor returns to the Stop Grant state from the Stop Clock state after the CLK signal is started and the internal PLL has stabilized. PLL stabilization is achieved after the CLK signal has been running within its specification for a minimum of 1.0 ms.

The frequency of CLK when exiting the Stop Clock state can be different than the frequency of CLK when entering the Stop Clock state.

The state of the BF[2:0] signals when exiting the Stop Clock state is ignored because the BF[2:0] signals are only sampled during the falling transition of RESET.




Figure 6. Clock Control State Transitions

## 5.3 System Management Mode (SMM)

### Overview

SMM is an alternate operating mode entered by way of a system management interrupt (SMI) and handled by an interrupt service routine. SMM is designed for system control activities such as power management. These activities appear transparent to conventional operating systems like DOS and Windows. SMM is primarily targeted for use by the Basic Input Output System (BIOS) and specialized low-level device drivers. The code and data for SMM are stored in the SMM memory area, which is isolated from main memory.

The processor enters SMM by the system logic's assertion of the SMI# interrupt and the processor's acknowledgment by the assertion of SMIACK#. At this point the processor saves its state into the SMM memory state-save area and jumps to the SMM service routine. The processor returns from SMM when it executes the RSM (resume) instruction from within the SMM service routine. Subsequently, the processor restores its state from the SMM save area, negates SMIACK#, and resumes execution with the instruction following the point where it entered SMM.

The following sections summarize the SMM state-save area, entry into and exit from SMM, exceptions and interrupts in SMM, memory allocation and addressing in SMM, and the SMI# and SMIACK# signals.


### SMM Operating Mode and Default Register Values

The software environment within SMM has the following characteristics:

- Addressing and operation in Real mode
- 4-Gbyte segment limits
- Default 16-bit operand, address, and stack sizes, although instruction prefixes can override these defaults
- Control transfers that do not override the default operand size truncate the EIP to 16 bits
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing
- A20M# is masked
- Interrupt vectors use the Real-mode interrupt vector table
- The IF flag in EFLAGS is cleared (INTR not recognized)

- The TF flag in EFLAGS is cleared
- The NMI and INIT interrupts are disabled
- Debug register DR7 is cleared (debug traps disabled)

Figure 7 shows the default map of the SMM memory area. It consists of a 64-Kbyte area, between 0003\_0000h and 0003\_FFFFh, of which the top 32 Kbytes (0003\_8000h to 0003\_FFFFh) must be populated with RAM. The default code-segment (CS) base address for the area—called the SMM base address—is at 0003\_0000h. The top 512 bytes (0003\_FE00h to 0003\_FFFFh) contain a fill-down SMM state-save area. The default entry point for the SMM service routine is 0003\_8000h.



**Figure 7. SMM Memory**

Table 8 shows the initial state of registers when entering SMM.

**Table 8. Initial State of Registers in SMM**

Registers	SMM Initial State
General Purpose Registers	unmodified
EFLAGS	0000_0002h
CR0	PE, EM, TS, and PG are cleared (bits 0, 2, 3, and 31). The other bits are unmodified.
DR7	0000_0400h
GDTR, LDTR, IDTR, TSSR, DR6	unmodified
EIP	0000_8000h
CS	0003_0000h
DS, ES, FS, GS, SS	0000_0000h

### SMM State-Save Area

When the processor acknowledges an SMI# interrupt by asserting SMI<sup>ACT</sup>#, it saves its state in a 512-byte SMM state-save area shown in Table 9. The save begins at the top of the SMM memory area (SMM base address + FFFFh) and fills down to SMM base address + FE00h.

Table 9 shows the offsets in the SMM state-save area relative to the SMM base address. The SMM service routine can alter any of the read/write values in the state-save area.

**Table 9. SMM State-Save Area Map**

Address Offset	Contents Saved
FFFCh	CR0
FFF8h	CR3
FFF4h	EFLAGS
FFF0h	EIP
FFECCh	EDI
FFE8h	ESI
FFE4h	EBP
FFE0h	ESP
FFDCh	EBX
FFD8h	EDX
<b>Notes:</b> — No data dump at that address * Only contains information if SMI# is asserted during a valid I/O bus cycle.	



Table 9. SMM State-Save Area Map (continued)

Address Offset	Contents Saved
FFD4h	ECX
FFD0h	EAX
FFCCh	DR6
FFC8h	DR7
FFC4h	TR
FFC0h	LDTR Base
FFBCh	GS
FFB8h	FS
FFB4h	DS
FFB0h	SS
FFACh	CS
FFA8h	ES
FFA4h	I/O Trap Dword
FFA0h	—
FF9Ch	I/O Trap EIP*
FF98h	—
FF94h	—
FF90h	IDT Base
FF8Ch	IDT Limit
FF88h	GDT Base
FF84h	GDT Limit
FF80h	TSS Attr
FF7Ch	TSS Base
FF78h	TSS Limit
FF74h	—
FF70h	LDT High
FF6Ch	LDT Low
FF68h	GS Attr
FF64h	GS Base
FF60h	GS Limit
FF5Ch	FS Attr
<b>Notes:</b> — No data dump at that address * Only contains information if SMI# is asserted during a valid I/O bus cycle.	

Table 9. SMM State-Save Area Map (continued)

Address Offset	Contents Saved
FF58h	FS Base
FF54h	FS Limit
FF50h	DS Attr
FF4Ch	DS Base
FF48h	DS Limit
FF44h	SS Attr
FF40h	SS Base
FF3Ch	SS Limit
FF38h	CS Attr
FF34h	CS Base
FF30h	CS Limit
FF2Ch	ES Attr
FF28h	ES Base
FF24h	ES Limit
FF20h	—
FF1Ch	—
FF18h	—
FF14h	CR2
FF10h	CR4
FF0Ch	I/O restart ESI*
FF08h	I/O restart ECX*
FF04h	I/O restart EDI*
FF02h	HALT Restart Slot
FF00h	I/O Trap Restart Slot
FEFCh	SMM RevID
FEF8h	SMM BASE
FEF7h–FE00h	—
<b>Notes:</b> — No data dump at that address * Only contains information if SMI# is asserted during a valid I/O bus cycle.	

**SMM Revision Identifier**

The SMM revision identifier at offset FEFCh in the SMM state-save area specifies the version of SMM and the extensions that are available on the processor. The SMM revision identifier fields are as follows:

- *Bits 31–18*—Reserved
- *Bit 17*—SMM base address relocation (1 = enabled)
- *Bit 16*—I/O trap restart (1 = enabled)
- *Bits 15–0*—SMM revision level for the mobile AMD-K6 processor = 0002h

Table 10 shows the format of the SMM Revision Identifier.

**Table 10. SMM Revision Identifier**

31–18	17	16	15–0
Reserved	SMM Base Relocation	I/O Trap Extension	SMM Revision Level
0	1	1	0002h

**SMM Base Address**

During RESET, the processor sets the base address of the code-segment (CS) for the SMM memory area—the SMM base address—to its default, 0003\_0000h. The SMM base address at offset FEF8h in the SMM state-save area can be changed by the SMM service routine to any address that is aligned to a 32-Kbyte boundary. (Locations not aligned to a 32-Kbyte boundary cause the processor to enter the Shutdown state when executing the RSM instruction.)

In some operating environments it may be desirable to relocate the 64-Kbyte SMM memory area to a high memory area in order to provide more low memory for legacy software. During system initialization, the base of the 64-Kbyte SMM memory area is relocated by the BIOS. To relocate the SMM base address, the system enters the SMM handler at the default address. This handler changes the SMM base address location in the SMM state-save area, copies the SMM handler to the new location, and exits SMM.

The next time SMM is entered, the processor saves its state at the new base address. This new address is used for every SMM entry until the SMM base address in the SMM state-save area is changed or a hardware reset occurs.

**Halt Restart Slot**

During entry into SMM, the halt restart slot at offset FF02h in the SMM state-save area indicates if SMM was entered from the Halt state. Before returning from SMM, the halt restart slot (offset FF02h) can be written to by the SMM service routine to specify whether the return from SMM takes the processor back to the Halt state or to the next instruction after the HLT instruction.

Upon entry into SMM, the halt restart slot is defined as follows:

- *Bits 15–1*—Reserved
- *Bit 0*—Point of entry to SMM:
  - 1 = entered from Halt state
  - 0 = not entered from Halt state

After entry into the SMI handler and before returning from SMM, the halt restart slot can be written using the following definition:

- *Bits 15–1*—Reserved
- *Bit 0*—Point of return when exiting from SMM:
  - 1 = return to Halt state
  - 0 = return to next instruction after the HLT instruction

If the return from SMM takes the processor back to the Halt state, the HLT instruction is not re-executed, but the Halt special bus cycle is driven on the bus after the return.

**I/O Trap Dword**

If the assertion of SMI# is recognized during the execution of an I/O instruction, the I/O trap dword at offset FFA4h in the SMM state-save area contains information about the instruction. The fields of the I/O trap dword are configured as follows:

- *Bits 31–16*—I/O port address
- *Bits 15–4*—Reserved
- *Bit 3*—REP (repeat) string operation (1 = REP string, 0 = not a REP string)
- *Bit 2*—I/O string operation (1 = I/O string, 0 = not a I/O string)
- *Bit 1*—Valid I/O instruction (1 = valid, 0 = invalid)
- *Bit 0*—Input or output instruction (1 = INx, 0 = OUTx)

Table 11 shows the format of the I/O trap dword.

**Table 11. I/O Trap Dword Configuration**

31–16	15–4	3	2	1	0
I/O Port Address	Reserved	REP String Operation	I/O String Operation	Valid I/O Instruction	Input or Output

The I/O trap dword is related to the I/O trap restart slot (see “I/O Trap Restart Slot” on page 45). If bit 1 of the I/O trap dword is set by the processor, it means that SMI# was asserted during the execution of an I/O instruction. The SMI handler tests bit 1 to see if there is a valid I/O instruction trapped. If the I/O instruction is valid, the SMI handler is required to ensure the I/O trap restart slot is set properly. The I/O trap restart slot informs the CPU whether it should re-execute the I/O instruction after the RSM or execute the instruction following the trapped I/O instruction.

***Note:** If SMI# is sampled asserted during an I/O bus cycle a minimum of three clock edges before BRDY# is sampled asserted, the associated I/O instruction is guaranteed to be trapped by the SMI handler.*

## I/O Trap Restart Slot

The I/O trap restart slot at offset FF00h in the SMM state-save area specifies whether the trapped I/O instruction should be re-executed on return from SMM. This slot in the state-save area is called the *I/O instruction restart* function. Re-executing a trapped I/O instruction is useful, for example, if an I/O write occurs to a disk that is powered down. The system logic monitoring such an access can assert SMI#. Then the SMM service routine would query the system logic, detect a failed I/O write, take action to power-up the I/O device, enable the I/O trap restart slot feature, and return from SMM.

The fields of the I/O trap restart slot are defined as follows:

- *Bits 31–16*—Reserved
- *Bits 15–0*—I/O instruction restart on return from SMM:
  - 0000h = execute the next instruction after the trapped I/O instruction
  - 00FFh = re-execute the trapped I/O instruction

Table 12 shows the format of the I/O trap restart slot.

**Table 12. I/O Trap Restart Slot**

31–16	15–0
Reserved	I/O Instruction restart on return from SMM: <ul style="list-style-type: none"> <li>■ 0000h = execute the next instruction after the trapped I/O</li> <li>■ 00FFh = re-execute the trapped I/O instruction</li> </ul>

The processor initializes the I/O trap restart slot to 0000h upon entry into SMM. If SMM was entered due to a trapped I/O instruction, the processor indicates the validity of the I/O instruction by setting or clearing bit 1 of the I/O trap dword at offset FFA4h in the SMM state-save area. The SMM service routine should test bit 1 of the I/O trap dword to determine if a valid I/O instruction was being executed when entering SMM and before writing the I/O trap restart slot. If the I/O instruction is valid, the SMM service routine can safely rewrite the I/O trap restart slot with the value 00FFh, which causes the processor to re-execute the trapped I/O instruction when the RSM instruction is executed. If the I/O instruction is invalid, writing the I/O trap restart slot has undefined results.

If a second SMI# is asserted and a valid I/O instruction was trapped by the first SMM handler, the CPU services the second SMI# prior to re-executing the trapped I/O instruction. The second entry into SMM never has bit 1 of the I/O trap dword set, and the second SMM service routine must not rewrite the I/O trap restart slot.

During a simultaneous SMI# I/O instruction trap and debug breakpoint trap, the mobile AMD-K6 processor first responds to the SMI# and postpones recognizing the debug exception until after returning from SMM via the RSM instruction. If the debug registers DR3–DR0 are used while in SMM, they must be saved and restored by the SMM handler. The processor automatically saves and restores DR7–DR6. If the I/O trap restart slot in the SMM state-save area contains the value 00FFh when the RSM instruction is executed, the debug trap does not occur until after the I/O instruction is re-executed.

**Exceptions,  
Interrupts, and  
Debug in SMM**

During an SMI# I/O trap, the exception/interrupt priority of the mobile AMD-K6 processor changes from its normal priority. The normal priority places the debug traps at a priority higher than the sampling of the FLUSH# or SMI# signals. However, during an SMI# I/O trap, the sampling of the FLUSH# or SMI# signals takes precedence over debug traps.

The processor recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.





## 6 Signal Switching Characteristics

The mobile AMD-K6 processor signal switching characteristics are presented in Table 13 through Table 21. Valid delay, float, setup, and hold timing specifications are listed. These specifications are provided for the system designer to determine if the timings necessary for the processor to interface with the system logic are met. Table 13 and Table 14 contain the switching characteristics of the CLK input. Table 15 through Table 18 contain the timings for the normal operation signals. Table 19 contains the timings for RESET and the configuration signals. Table 20 and Table 21 contain the timings for the test operation signals.

All signal timings provided are:

- Measured between CLK, TCK, or RESET at 1.5 V and the corresponding signal at 1.5 V—this applies to input and output signals that are switching from Low to High, or from High to Low
- Based on input signals applied at a slew rate of 1 V/ns between 0 V and 3 V (rising) and 3 V to 0 V (falling)
- Valid within the operating ranges given in “Operating Ranges” on page 67
- Based on a load capacitance ( $C_L$ ) of 0 pF

### 6.1 CLK Switching Characteristics

Table 13 and Table 14 contain the switching characteristics of the CLK input to the mobile AMD-K6 processor for 66-MHz and 60-MHz bus operation, respectively, as measured at the voltage levels indicated by Figure 8 on page 51.

The CLK Period Stability specifies the variance (jitter) allowed between successive periods of the CLK input measured at 1.5 V. This parameter must be considered as one of the elements of clock skew between the mobile AMD-K6 and the system logic.

## 6.2 Clock Switching Characteristics for 66-MHz Bus Operation

Table 13. CLK Switching Characteristics for 66-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
	Frequency	33.3 MHz	66.6 MHz		In Normal Mode
t <sub>1</sub>	CLK Period	15.0 ns	30.0 ns	8	In Normal Mode
t <sub>2</sub>	CLK High Time	4.0 ns		8	
t <sub>3</sub>	CLK Low Time	4.0 ns		8	
t <sub>4</sub>	CLK Fall Time	0.15 ns	1.5 ns	8	
t <sub>5</sub>	CLK Rise Time	0.15 ns	1.5 ns	8	
	CLK Period Stability		± 250 ps		Note
<b>Note:</b> Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 KHz.					

## 6.3 Clock Switching Characteristics for 60-MHz Bus Operation

Table 14. CLK Switching Characteristics for 60-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
	Frequency	30 MHz	60 MHz		In Normal Mode
t <sub>1</sub>	CLK Period	16.67 ns	33.33 ns	8	In Normal Mode
t <sub>2</sub>	CLK High Time	4.0 ns		8	
t <sub>3</sub>	CLK Low Time	4.0 ns		8	
t <sub>4</sub>	CLK Fall Time	0.15 ns	1.5 ns	8	
t <sub>5</sub>	CLK Rise Time	0.15 ns	1.5 ns	8	
	CLK Period Stability		± 250 ps		Note
<b>Note:</b> Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 KHz.					




Figure 8. CLK Waveform

## 6.4 Valid Delay, Float, Setup, and Hold Timings

Valid delay and float timings are given for output signals during functional operation and are given relative to the rising edge of CLK. During boundary-scan testing, valid delay and float timings for output signals are with respect to the falling edge of TCK. The maximum valid delay timings are provided to allow a system designer to determine if setup times to the system logic can be met. Likewise, the minimum valid delay timings are used to analyze hold times to the system logic.

The setup and hold time requirements for the mobile AMD-K6 processor input signals must be met by the system logic to assure the proper operation of the processor. The setup and hold timings during functional and boundary-scan test mode are given relative to the rising edge of CLK and TCK, respectively.

## 6.5 Output Delay Timings for 66-MHz Bus Operation

Table 15. Output Delay Timings for 66-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>6</sub>	A[31:3] Valid Delay	1.1 ns	6.3 ns	10	
t <sub>7</sub>	A[31:3] Float Delay		10.0 ns	11	
t <sub>8</sub>	ADS# Valid Delay	1.0 ns	6.0 ns	10	
t <sub>9</sub>	ADS# Float Delay		10.0 ns	11	
t <sub>10</sub>	ADSC# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>11</sub>	ADSC# Float Delay		10.0 ns	11	
t <sub>12</sub>	AP Valid Delay	1.0 ns	8.5 ns	10	
t <sub>13</sub>	AP Float Delay		10.0 ns	11	
t <sub>14</sub>	APCHK# Valid Delay	1.0 ns	8.3 ns	10	
t <sub>15</sub>	BE[7:0]# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>16</sub>	BE[7:0]# Float Delay		10.0 ns	11	
t <sub>17</sub>	BREQ Valid Delay	1.0 ns	8.0 ns	10	
t <sub>18</sub>	CACHE# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>19</sub>	CACHE# Float Delay		10.0 ns	11	
t <sub>20</sub>	D/C# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>21</sub>	D/C# Float Delay		10.0 ns	11	
t <sub>22</sub>	D[63:0] Write Data Valid Delay	1.3 ns	7.5 ns	10	
t <sub>23</sub>	D[63:0] Write Data Float Delay		10.0 ns	11	
t <sub>24</sub>	DP[7:0] Write Data Valid Delay	1.3 ns	7.5 ns	10	
t <sub>25</sub>	DP[7:0] Write Data Float Delay		10.0 ns	11	
t <sub>26</sub>	FERR# Valid Delay	1.0 ns	8.3 ns	10	
t <sub>27</sub>	HIT# Valid Delay	1.0 ns	6.8 ns	10	
t <sub>28</sub>	HITM# Valid Delay	1.1 ns	6.0 ns	10	
t <sub>29</sub>	HLDA Valid Delay	1.0 ns	6.8 ns	10	
t <sub>30</sub>	LOCK# Valid Delay	1.1 ns	7.0 ns	10	
t <sub>31</sub>	LOCK# Float Delay		10.0 ns	11	
t <sub>32</sub>	M/IO# Valid Delay	1.0 ns	5.9 ns	10	
t <sub>33</sub>	M/IO# Float Delay		10.0 ns	11	

**Table 15. Output Delay Timings for 66-MHz Bus Operation (continued)**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>34</sub>	PCD Valid Delay	1.0 ns	7.0 ns	10	
t <sub>35</sub>	PCD Float Delay		10.0 ns	11	
t <sub>36</sub>	PCHK# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>37</sub>	PWT Valid Delay	1.0 ns	7.0 ns	10	
t <sub>38</sub>	PWT Float Delay		10.0 ns	11	
t <sub>39</sub>	SCYC Valid Delay	1.0 ns	7.0 ns	10	
t <sub>40</sub>	SCYC Float Delay		10.0 ns	11	
t <sub>41</sub>	SMIACK# Valid Delay	1.0 ns	7.3 ns	10	
t <sub>42</sub>	W/R# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>43</sub>	W/R# Float Delay		10.0 ns	11	

## 6.6 Input Setup and Hold Timings for 66-MHz Bus Operation

**Table 16. Input Setup and Hold Timings for 66-MHz Bus Operation**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>44</sub>	A[31:5] Setup Time	6.0 ns		12	
t <sub>45</sub>	A[31:5] Hold Time	1.0 ns		12	
t <sub>46</sub>	A20M# Setup Time	5.0 ns		12	Note 1
t <sub>47</sub>	A20M# Hold Time	1.0 ns		12	Note 1
t <sub>48</sub>	AHOLD Setup Time	5.5 ns		12	
t <sub>49</sub>	AHOLD Hold Time	1.0 ns		12	
t <sub>50</sub>	AP Setup Time	5.0 ns		12	
t <sub>51</sub>	AP Hold Time	1.0 ns		12	
t <sub>52</sub>	BOFF# Setup Time	5.5 ns		12	
t <sub>53</sub>	BOFF# Hold Time	1.0 ns		12	
t <sub>54</sub>	BRDY# Setup Time	5.0 ns		12	
t <sub>55</sub>	BRDY# Hold Time	1.0 ns		12	
t <sub>56</sub>	BRDYC# Setup Time	5.0 ns		12	
t <sub>57</sub>	BRDYC# Hold Time	1.0 ns		12	
t <sub>58</sub>	D[63:0] Read Data Setup Time	2.8 ns		12	
t <sub>59</sub>	D[63:0] Read Data Hold Time	1.5 ns		12	
t <sub>60</sub>	DP[7:0] Read Data Setup Time	2.8 ns		12	
t <sub>61</sub>	DP[7:0] Read Data Hold Time	1.5 ns		12	
t <sub>62</sub>	EADS# Setup Time	5.0 ns		12	
t <sub>63</sub>	EADS# Hold Time	1.0 ns		12	
t <sub>64</sub>	EWBE# Setup Time	5.0 ns		12	
t <sub>65</sub>	EWBE# Hold Time	1.0 ns		12	
t <sub>66</sub>	FLUSH# Setup Time	5.0 ns		12	Note 2
t <sub>67</sub>	FLUSH# Hold Time	1.0 ns		12	Note 2

**Notes:**

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

**Table 16. Input Setup and Hold Timings for 66-MHz Bus Operation (continued)**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
$t_{68}$	HOLD Setup Time	5.0 ns		12	
$t_{69}$	HOLD Hold Time	1.5 ns		12	
$t_{70}$	IGNNE# Setup Time	5.0 ns		12	Note 1
$t_{71}$	IGNNE# Hold Time	1.0 ns		12	Note 1
$t_{72}$	INIT Setup Time	5.0 ns		12	Note 2
$t_{73}$	INIT Hold Time	1.0 ns		12	Note 2
$t_{74}$	INTR Setup Time	5.0 ns		12	Note 1
$t_{75}$	INTR Hold Time	1.0 ns		12	Note 1
$t_{76}$	INV Setup Time	5.0 ns		12	
$t_{77}$	INV Hold Time	1.0 ns		12	
$t_{78}$	KEN# Setup Time	5.0 ns		12	
$t_{79}$	KEN# Hold Time	1.0 ns		12	
$t_{80}$	NA# Setup Time	4.5 ns		12	
$t_{81}$	NA# Hold Time	1.0 ns		12	
$t_{82}$	NMI Setup Time	5.0 ns		12	Note 2
$t_{83}$	NMI Hold Time	1.0 ns		12	Note 2
$t_{84}$	SMI# Setup Time	5.0 ns		12	Note 2
$t_{85}$	SMI# Hold Time	1.0 ns		12	Note 2
$t_{86}$	STPCLK# Setup Time	5.0 ns		12	Note 1
$t_{87}$	STPCLK# Hold Time	1.0 ns		12	Note 1
$t_{88}$	WB/WT# Setup Time	4.5 ns		12	
$t_{89}$	WB/WT# Hold Time	1.0 ns		12	

**Notes:**

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

## 6.7 Output Delay Timings for 60-MHz Bus Operation

Table 17. Output Delay Timings for 60-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>6</sub>	A[31:3] Valid Delay	1.1 ns	6.3 ns	10	
t <sub>7</sub>	A[31:3] Float Delay		10.0 ns	11	
t <sub>8</sub>	ADS# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>9</sub>	ADS# Float Delay		10.0 ns	11	
t <sub>10</sub>	ADSC# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>11</sub>	ADSC# Float Delay		10.0 ns	11	
t <sub>12</sub>	AP Valid Delay	1.0 ns	8.5 ns	10	
t <sub>13</sub>	AP Float Delay		10.0 ns	11	
t <sub>14</sub>	APCHK# Valid Delay	1.0 ns	8.3 ns	10	
t <sub>15</sub>	BE[7:0]# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>16</sub>	BE[7:0]# Float Delay		10.0 ns	11	
t <sub>17</sub>	BREQ Valid Delay	1.0 ns	8.0 ns	10	
t <sub>18</sub>	CACHE# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>19</sub>	CACHE# Float Delay		10.0 ns	11	
t <sub>20</sub>	D/C# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>21</sub>	D/C# Float Delay		10.0 ns	11	
t <sub>22</sub>	D[63:0] Write Data Valid Delay	1.3 ns	7.5 ns	10	
t <sub>23</sub>	D[63:0] Write Data Float Delay		10.0 ns	11	
t <sub>24</sub>	DP[7:0] Write Data Valid Delay	1.3 ns	7.5 ns	10	
t <sub>25</sub>	DP[7:0] Write Data Float Delay		10.0 ns	11	
t <sub>26</sub>	FERR# Valid Delay	1.0 ns	8.3 ns	10	
t <sub>27</sub>	HIT# Valid Delay	1.0 ns	8.0 ns	10	
t <sub>28</sub>	HITM# Valid Delay	1.1 ns	6.0 ns	10	
t <sub>29</sub>	HLDA Valid Delay	1.0 ns	8.0 ns	10	
t <sub>30</sub>	LOCK# Valid Delay	1.1 ns	7.0 ns	10	
t <sub>31</sub>	LOCK# Float Delay		10.0 ns	11	
t <sub>32</sub>	M/IO# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>33</sub>	M/IO# Float Delay		10.0 ns	11	



**Table 17. Output Delay Timings for 60-MHz Bus Operation (continued)**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>34</sub>	PCD Valid Delay	1.0 ns	7.0 ns	10	
t <sub>35</sub>	PCD Float Delay		10.0 ns	11	
t <sub>36</sub>	PCHK# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>37</sub>	PWT Valid Delay	1.0 ns	7.0 ns	10	
t <sub>38</sub>	PWT Float Delay		10.0 ns	11	
t <sub>39</sub>	SCYC Valid Delay	1.0 ns	7.0 ns	10	
t <sub>40</sub>	SCYC Float Delay		10.0 ns	11	
t <sub>41</sub>	SMIACK# Valid Delay	1.0 ns	7.6 ns	10	
t <sub>42</sub>	W/R# Valid Delay	1.0 ns	7.0 ns	10	
t <sub>43</sub>	W/R# Float Delay		10.0 ns	11	

## 6.8 Input Setup and Hold Timings for 60-MHz Bus Operation

**Table 18. Input Setup and Hold Timings for 60-MHz Bus Operation**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>44</sub>	A[31:5] Setup Time	6.0 ns		12	
t <sub>45</sub>	A[31:5] Hold Time	1.0 ns		12	
t <sub>46</sub>	A20M# Setup Time	5.0 ns		12	Note 1
t <sub>47</sub>	A20M# Hold Time	1.0 ns		12	Note 1
t <sub>48</sub>	AHOLD Setup Time	5.5 ns		12	
t <sub>49</sub>	AHOLD Hold Time	1.0 ns		12	
t <sub>50</sub>	AP Setup Time	5.0 ns		12	
t <sub>51</sub>	AP Hold Time	1.0 ns		12	
t <sub>52</sub>	BOFF# Setup Time	5.5 ns		12	
t <sub>53</sub>	BOFF# Hold Time	1.0 ns		12	
t <sub>54</sub>	BRDY# Setup Time	5.0 ns		12	
t <sub>55</sub>	BRDY# Hold Time	1.0 ns		12	
t <sub>56</sub>	BRDYC# Setup Time	5.0 ns		12	
t <sub>57</sub>	BRDYC# Hold Time	1.0 ns		12	
t <sub>58</sub>	D[63:0] Read Data Setup Time	3.0 ns		12	
t <sub>59</sub>	D[63:0] Read Data Hold Time	1.5 ns		12	
t <sub>60</sub>	DP[7:0] Read Data Setup Time	3.0 ns		12	
t <sub>61</sub>	DP[7:0] Read Data Hold Time	1.5 ns		12	
t <sub>62</sub>	EADS# Setup Time	5.5 ns		12	
t <sub>63</sub>	EADS# Hold Time	1.0 ns		12	
t <sub>64</sub>	EWBE# Setup Time	5.0 ns		12	
t <sub>65</sub>	EWBE# Hold Time	1.0 ns		12	
t <sub>66</sub>	FLUSH# Setup Time	5.0 ns		12	Note 2
t <sub>67</sub>	FLUSH# Hold Time	1.0 ns		12	Note 2

**Notes:**

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

**Table 18. Input Setup and Hold Timings for 60-MHz Bus Operation (continued)**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
$t_{68}$	HOLD Setup Time	5.0 ns		12	
$t_{69}$	HOLD Hold Time	1.5 ns		12	
$t_{70}$	IGNNE# Setup Time	5.0 ns		12	Note 1
$t_{71}$	IGNNE# Hold Time	1.0 ns		12	Note 1
$t_{72}$	INIT Setup Time	5.0 ns		12	Note 2
$t_{73}$	INIT Hold Time	1.0 ns		12	Note 2
$t_{74}$	INTR Setup Time	5.0 ns		12	Note 1
$t_{75}$	INTR Hold Time	1.0 ns		12	Note 1
$t_{76}$	INV Setup Time	5.0 ns		12	
$t_{77}$	INV Hold Time	1.0 ns		12	
$t_{78}$	KEN# Setup Time	5.0 ns		12	
$t_{79}$	KEN# Hold Time	1.0 ns		12	
$t_{80}$	NA# Setup Time	4.5 ns		12	
$t_{81}$	NA# Hold Time	1.0 ns		12	
$t_{82}$	NMI Setup Time	5.0 ns		12	Note 2
$t_{83}$	NMI Hold Time	1.0 ns		12	Note 2
$t_{84}$	SMI# Setup Time	5.0 ns		12	Note 2
$t_{85}$	SMI# Hold Time	1.0 ns		12	Note 2
$t_{86}$	STPCLK# Setup Time	5.0 ns		12	Note 1
$t_{87}$	STPCLK# Hold Time	1.0 ns		12	Note 1
$t_{88}$	WB/WT# Setup Time	4.5 ns		12	
$t_{89}$	WB/WT# Hold Time	1.0 ns		12	

**Notes:**

1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

## 6.9 RESET and Test Signal Timing

**Table 19. RESET and Configuration Signals (60-MHz and 66-MHz Operation)**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
t <sub>90</sub>	RESET Setup Time	5.0 ns		13	
t <sub>91</sub>	RESET Hold Time	1.0 ns		13	
t <sub>92</sub>	RESET Pulse Width, V <sub>CC</sub> and CLK Stable	15 clocks		13	
t <sub>93</sub>	RESET Active After V <sub>CC</sub> and CLK Stable	1.0 ms		13	
t <sub>94</sub>	BF[2:0] Setup Time	1.0 ms		13	Note 3
t <sub>95</sub>	BF[2:0] Hold Time	2 clocks		13	Note 3
t <sub>96</sub>	BRDYC# Hold Time	1.0 ns		13	Note 4
t <sub>97</sub>	BRDYC# Setup Time	2 clocks		13	Note 2
t <sub>98</sub>	BRDYC# Hold Time	2 clocks		13	Note 2
t <sub>99</sub>	FLUSH# Setup Time	5.0 ns		13	Note 1
t <sub>100</sub>	FLUSH# Hold Time	1.0 ns		13	Note 1
t <sub>101</sub>	FLUSH# Setup Time	2 clocks		13	Note 2
t <sub>102</sub>	FLUSH# Hold Time	2 clocks		13	Note 2

**Notes:**

1. To be sampled on a specific clock edge, setup and hold times must be met the clock edge before the clock edge on which RESET is sampled negated.
2. If asserted asynchronously, these signals must meet a minimum setup and hold time of two clocks relative to the negation of RESET.
3. BF[2:0] must meet a minimum setup time of 1.0 ms and a minimum hold time of two clocks relative to the negation of RESET.
4. If RESET is driven synchronously, BRDYC# must meet the specified hold time relative to the negation of RESET.

**Table 20. TCK Waveform and TRST# Timing at 25 MHz**

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max		
	TCK Frequency		25 MHz	14	
t <sub>103</sub>	TCK Period	40.0 ns		14	
t <sub>104</sub>	TCK High Time	14.0 ns		14	
t <sub>105</sub>	TCK Low Time	14.0 ns		14	
t <sub>106</sub>	TCK Fall Time		5.0 ns	14	Note 1, 2
t <sub>107</sub>	TCK Rise Time		5.0 ns	14	Note 1, 2
t <sub>108</sub>	TRST# Pulse Width	30.0 ns		15	Asynchronous

**Notes:**

1. Rise/Fall times can be increased by 1.0 ns for each 10 MHz that TCK is run below its maximum frequency of 25 MHz.
2. Rise/Fall times are measured between 0.8 V and 2.0 V.

**Table 21. Test Signal Timing at 25 MHz**

Symbol	Parameter Description	Preliminary Data		Figure	Notes
		Min	Max		
t <sub>109</sub>	TDI Setup Time	5.0 ns		16	Note 2
t <sub>110</sub>	TDI Hold Time	9.0 ns		16	Note 2
t <sub>111</sub>	TMS Setup Time	5.0 ns		16	Note 2
t <sub>112</sub>	TMS Hold Time	9.0 ns		16	Note 2
t <sub>113</sub>	TDO Valid Delay	3.0 ns	13.0 ns	16	Note 1
t <sub>114</sub>	TDO Float Delay		16.0 ns	16	Note 1
t <sub>115</sub>	All Outputs (Non-Test) Valid Delay	3.0 ns	13.0 ns	16	Note 1
t <sub>116</sub>	All Outputs (Non-Test) Float Delay		16.0 ns	16	Note 1
t <sub>117</sub>	All Inputs (Non-Test) Setup Time	5.0 ns		16	Note 2
t <sub>118</sub>	All Inputs (Non-Test) Hold Time	9.0 ns		16	Note 2

**Notes:**

1. Parameter is measured from the TCK falling edge.
2. Parameter is measured from the TCK rising edge.

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Steady
	Can change from High to Low	Changing from High to Low
	Can change from Low to High	Changing from Low to High
	Don't care, any change permitted	Changing, State Unknown
	(Does not apply)	Center line is high impedance state

Figure 9. Diagrams Key






Figure 10. Output Valid Delay Timing



v = 6, 8, 10, 12, 15, 18, 20, 22, 24, 30, 32, 34, 37, 39, 42

f = 7, 9, 11, 13, 16, 19, 21, 23, 25, 31, 33, 35, 38, 40, 43

**Figure 11. Maximum Float Delay Timing**



s = 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88

h = 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89

**Figure 12. Input Setup and Hold Timing**




Figure 13. Reset and Configuration Timing






Figure 14. TCK Waveform




Figure 15. TRST# Timing




Figure 16. Test Signal Timing Diagram



## 7 Electrical Data

### 7.1 Operating Ranges

The functional operation of the mobile AMD-K6 processor is guaranteed if the voltage and temperature parameters are within the limits defined in Table 22.

**Table 22. Operating Ranges**

Parameter	Minimum	Typical	Maximum	Comments
V <sub>CC2</sub>	1.9 V	2.0 V	2.1 V	Note 1, 2
V <sub>CC2</sub>	2.0 V	2.1 V	2.2 V	Note 1, 3
V <sub>CC3</sub>	3.135 V	3.3 V	3.6 V	Note 1
T <sub>CASE</sub>	0°C		85°C (CBGA) 85°C (CPGA)	
<b>Note:</b> 1. V <sub>CC2</sub> and V <sub>CC3</sub> are referenced from V <sub>SS</sub> . 2. V <sub>CC2</sub> specification for 2.0 V component. 3. V <sub>CC2</sub> specification for 2.1 V component.				

### 7.2 Absolute Ratings

Functional operation of the AMD-K6 processor is not guaranteed beyond the operating ranges listed in Table 22. Exposure to conditions outside these operating ranges for extended periods of time can affect long-term reliability. Permanent damage can occur if the absolute ratings listed in Table 23 are exceeded.

**Table 23. Absolute Ratings**

Parameter	Minimum	Maximum	Comments
V <sub>CC2</sub>	−0.5 V	2.5 V	
V <sub>CC3</sub>	−0.5 V	3.6 V	
V <sub>PIN</sub>	−0.5 V	V <sub>CC3</sub> + 0.5 V and ≤ 4.0 V	Note
T <sub>CASE</sub> (under bias)	−65°C	+110°C	
T <sub>STORAGE</sub>	−65°C	+150°C	
<b>Note:</b> V <sub>PIN</sub> (the voltage on any I/O pin) must not be greater than 0.5 V above the voltage being applied to V <sub>CC3</sub> . In addition, the V <sub>PIN</sub> voltage must never exceed 4.0 V.			

## 7.3 DC Characteristics

The DC characteristics of the mobile AMD-K6 processor are shown in Table 24.

**Table 24. DC Characteristics**

Symbol	Parameter Description	Preliminary Data		Comments
		Min	Max	
$V_{IL}$	Input Low Voltage	−0.3 V	+0.8 V	
$V_{IH}$	Input High Voltage	2.0 V	$V_{CC3} + 0.3$ V	Note 1
$V_{OL}$	Output Low Voltage		0.4 V	$I_{OL} = 4.0$ -mA load
$V_{OH}$	Output High Voltage	2.4 V		$I_{OH} = 3.0$ -mA load
$I_{CC2}$	2.0 V Power Supply Current		4.65 A	233 MHz, Note 2
			5.10 A	266 MHz, Note 2
	2.1 V Power Supply Current		5.50 A	300 MHz, Note 3
$I_{CC3}$	3.3 V Power Supply Current		0.52 A	233 MHz, Note 4
			0.54 A	266 MHz, Note 4
			0.56 A	300 MHz, Note 3
$I_{LI}$	Input Leakage Current		$\pm 15$ $\mu$ A	Note 5
$I_{LO}$	Output Leakage Current		$\pm 15$ $\mu$ A	Note 5
$I_{IL}$	Input Leakage Current Bias with Pullup		−400 $\mu$ A	Note 6
$I_{IH}$	Input Leakage Current Bias with Pulldown		200 $\mu$ A	Note 7
$C_{IN}$	Input Capacitance		10 pF	
$C_{OUT}$	Output Capacitance		15 pF	
$C_{OUT}$	I/O Capacitance		20 pF	
$C_{CLK}$	CLK Capacitance		10 pF	
$C_{TIN}$	Test Input Capacitance (TDI, TMS, TRST#)		10 pF	
$C_{TOUT}$	Test Output Capacitance (TDO)		15 pF	
$C_{TCK}$	TCK Capacitance		10 pF	

**Notes:**

1.  $V_{CC3}$  refers to the voltage being applied to  $V_{CC3}$  during functional operation.
2.  $V_{CC2} = 2.1$  V – The maximum power supply current must be taken into account when designing a power supply.
3.  $V_{CC2} = 2.2$  V – The maximum power supply current must be taken into account when designing a power supply.
4.  $V_{CC3} = 3.6$  V – The maximum power supply current must be taken into account when designing a power supply.
5. Refers to inputs and I/O without an internal pullup resistor and  $0 \leq V_{IN} \leq V_{CC3}$ .
6. Refers to inputs with an internal pullup and  $V_{IL} = 0.4$ V.
7. Refers to inputs with an internal pulldown and  $V_{IH} = 2.4$ V.

## 7.4 Power Dissipation

Table 25 contains the typical and maximum power dissipation of the mobile AMD-K6 processor during normal and reduced power states.

**Table 25. Typical and Maximum Power Dissipation**

Clock Control State	233 MHz <sup>2,4</sup>	266 MHz <sup>2,4</sup>	300 MHz <sup>3,5</sup>	Comments
Normal (Maximum Thermal Power)	9.00 W	9.80 W	11.00 W	Note 1
Normal (Typical Thermal Power)	5.40 W	5.90 W	6.60 W	
Stop Grant / Halt (Maximum)	1.56 W	1.58 W	1.98 W	Note 6
Stop Clock (Maximum)	1.40 W	1.40 W	1.80 W	Note 7

**Notes:**

1. The maximum power dissipated in the normal clock control state must be taken into account when designing a solution for thermal dissipation for the mobile AMD-K6 processor.
2. Maximum power is determined for the worst-case instruction sequence or function for the listed clock control states with  $V_{CC2} = 2.0$  V and  $V_{CC3} = 3.3$  V.
3. Maximum power is determined for the worst-case instruction sequence or function for the listed clock control states with  $V_{CC2} = 2.1$  V and  $V_{CC3} = 3.3$  V.
4. Typical power is determined for the typical instruction sequences or functions associated with normal system operation with  $V_{CC2} = 2.0$  V and  $V_{CC3} = 3.3$  V.
5. Typical power is determined for the typical instruction sequences or functions associated with normal system operation with  $V_{CC2} = 2.1$  V and  $V_{CC3} = 3.3$  V.
6. The CLK signal and the internal PLL are still running but most internal clocking has stopped.
7. The CLK signal, the internal PLL, and all internal clocking has stopped.

## 7.5 Power and Grounding

### Power Connections

The mobile AMD-K6 processor is a dual voltage device. Two separate supply voltages are required:  $V_{CC2}$  and  $V_{CC3}$ .  $V_{CC2}$  provides the core voltage for the mobile AMD-K6 processor and  $V_{CC3}$  provides the I/O voltage. See “Electrical Data” on page 67 for the value and range of  $V_{CC2}$  and  $V_{CC3}$ .

There are 28  $V_{CC2}$ , 32  $V_{CC3}$ , and 68  $V_{SS}$  pins on the CPGA and 42  $V_{CC2}$ , 42  $V_{CC3}$ , and 85  $V_{SS}$  pins on the CBGA mobile AMD-K6. (Chapter 10, “Pin Description Diagrams” on page 87 for all power and ground pin designations.) The large number of power and ground pins are provided to ensure that the processor and package maintain a clean and stable power distribution network.

For proper operation and functionality, all  $V_{CC2}$ ,  $V_{CC3}$ , and  $V_{SS}$  pins must be connected to the appropriate planes in the circuit board. The power planes have been arranged in a pattern to simplify routing and minimize crosstalk on the circuit board. The isolation region between two voltage planes must be at least 0.254mm if they are in the same layer of the circuit board. (See Figure 17 on page 71.) In order to maintain low-impedance current sink and reference, the ground plane must never be split.

Although the mobile AMD-K6 processor has two separate supply voltages, there are no special power sequencing requirements. The best procedure is to minimize the time between which  $V_{CC2}$  and  $V_{CC3}$  are either both on or both off.




Figure 17. Suggested Component Placement

**Decoupling  
Recommendations**

In addition to the isolation region mentioned in “Power Connections” on page 70, adequate decoupling capacitance is required between the two system power planes and the ground plane to minimize ringing and to provide a low-impedance path for return currents. Suggested decoupling capacitor placement is shown in Figure 17 on page 71.

Surface mounted capacitors should be used as close as possible to the processor to minimize resistance and inductance in the lead lengths while maintaining minimal height. For recommendations regarding the value, quantity, and location of the capacitors illustrated in Figure 17, see the *Mobile AMD-K6<sup>®</sup> Processor Power Supply Application Note*, order# 21677.

**Pin Connection  
Requirements**

For proper operation, the following requirements for signal pin connections must be met:

- Do not drive address and data signals into large capacitive loads at high frequencies. If necessary, use buffer chips to drive large capacitive loads.
- Leave all NC (no-connect) pins unconnected.
- Unused inputs should always be connected to an appropriate signal level.
  - Active Low inputs that are not being used should be connected to  $V_{CC3}$  through a 20k-ohm pullup resistor.
  - Active High inputs that are not being used should be connected to GND through a pulldown resistor.
- Reserved signals (CPGA only) can be treated in one of the following ways:
  - As no-connect (NC) pins, in which case these pins are left unconnected
  - As pins connected to the system logic as defined by the industry-standard Pentium processor interface (Socket 7)
  - Any combination of NC and Socket 7 pins
- Keep trace lengths to a minimum.



## 7.6 I/O Buffer Characteristics

All of the mobile AMD-K6 processor inputs, outputs, and bidirectional buffers are implemented using a 3.3V buffer design. In addition, a subset of the processor I/O buffers include a second, higher drive strength option. These buffers can be configured to provide the higher drive strength for applications that place a heavier load on these I/O signals.

AMD has developed two I/O buffer models that represent the characteristics of each of the two possible drive strength configurations supported by the mobile AMD-K6 processor. These two models are called the Standard I/O Model and the Strong I/O Model.

AMD developed the two models to allow system designers to perform analog simulations of mobile AMD-K6 signals that interface with the system logic. Analog simulations are used to determine a signal's time of flight from source to destination and to ensure that the system's signal quality requirements are met. Signal quality measurements include overshoot, undershoot, slope reversal, and ringing.

### Selectable Drive Strength

The mobile AMD-K6 processor samples the BRDYC# input during the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM# and W/R#. If BRDYC# is 0 during the fall of RESET, these particular outputs are configured using the higher drive strength. If BRDYC# is 1 during the fall of RESET, the standard drive strength is selected for all I/O buffers.

Table 26 shows the relationship between BRDYC# and the two available drive strengths — K6STD and K6STG.

**Table 26. A[20:3], ADS#, HITM#, and W/R# Strength Selection**

Drive Strength	BRDYC#	I/O Buffer Name
Strength 1 (standard)	1	K6STD
Strength 2 (strong)	0	K6STG

## I/O Buffer Model

AMD provides models of the mobile AMD-K6 processor I/O buffers for system designers to use in board-level simulations. These I/O buffer models conform to the *I/O Buffer Information Specification (IBIS), Version 2.1*. The Standard I/O Model uses K6STD, the standard I/O buffer representation, for all I/O buffers. The Strong I/O Model uses K6STG, the stronger I/O buffer representation for A[20:3], ADS#, HITM#, and W/R#, and uses K6STD for the remainder of the I/O buffers.

Both I/O models contain voltage versus current (V/I) and voltage versus time (V/T) data tables for accurate modeling of I/O buffer behavior.

The following list characterizes the properties of each I/O buffer model:

- All data tables contain minimum, typical, and maximum values to allow for worst-case, typical, and best-case simulations, respectively.
- The pullup, pulldown, power clamp, and ground clamp device V/I tables contain enough data points to accurately represent the nonlinear nature of the V/I curves. In addition, the voltage ranges provided in these tables extend beyond the normal operating range of the mobile AMD-K6 processor for those simulators that yield more accurate results based on this wider range. Figures 18 and 19 on page 75 illustrate the min/typ/max pulldown and pullup V/I curves for K6STD between 0 V and 3.3 V.
- The rising and falling ramp rates are specified.
- The min/typ/max  $V_{CC3}$  operating range is specified as 3.135 V, 3.3 V, and 3.6 V, respectively.
- $V_{il} = 0.8$  V,  $V_{ih} = 2.0$  V, and  $V_{meas} = 1.5$  V
- The R/L/C of the package is modeled.
- The capacitance of the silicon die is modeled.
- The model assumes the test load is 0 capacitance, resistance, inductance, and voltage.




Figure 18. K6STD Pulldown V/I Curves




Figure 19. K6STD Pullup V/I Curves

### I/O Model Application Note

For the mobile AMD-K6 processor I/O Buffer IBIS Models and their application, refer to the *AMD-K6<sup>®</sup> Processor I/O Model (IBIS) Application Note*, order# 21084.

### I/O Buffer AC and DC Characteristics

See Chapter 6, “Signal Switching Characteristics” on page 49 for the mobile AMD-K6 processor AC timing specifications.

See Chapter 7, “Electrical Data” on page 67 for the mobile AMD-K6 processor DC specifications.



## 8 Thermal Design

### 8.1 Package Thermal Specifications

The mobile AMD-K6 processor operating specifications call for the case temperature ( $T_C$ ) to be in the range of 0°C to 85°C for the CBGA package and 0°C to 85°C for the CPGA package. The ambient temperature ( $T_A$ ) is not specified as long as the case temperature is not violated. The case temperature must be measured on the top center of the package. Table 27 shows the mobile AMD-K6 processor thermal specifications.

**Table 27. Package Thermal Specifications**


$T_C$ Case Temperature	Maximum Thermal Power		
	2.0V Component		2.1V Component
	233 MHz	266 MHz	300 MHz
0°C – 85°C (CBGA)	9.00 W	9.80 W	11.00 W
0°C – 85°C (CPGA)			

Figure 20 on page 78 shows the thermal model of a processor with a passive thermal solution. The case-to-ambient temperature ( $T_{CA}$ ) can be calculated from the following equation:

$$\begin{aligned}
 T_{CA} &= P_{MAX} \cdot \theta_{CA} \\
 &= P_{MAX} \cdot (\theta_{IF} + \theta_{SA})
 \end{aligned}$$


Where:

$P_{MAX}$  = Maximum Power Consumption  
 $\theta_{CA}$  = Case-to-Ambient Thermal Resistance  
 $\theta_{IF}$  = Interface Material Thermal Resistance  
 $\theta_{SA}$  = Sink-to-Ambient Thermal Resistance



**Figure 20. Thermal Model (CBGA Package)**

Figure 21 illustrates the case-to-ambient temperature ( $T_{CA}$ ) in relation to the power consumption (X-axis) and the thermal resistance (Y-axis). If the power consumption and case temperature are known, the thermal resistance ( $\theta_{CA}$ ) requirement can be calculated for a given ambient temperature ( $T_A$ ) value.



**Figure 21. Power Consumption vs. Thermal Resistance**

The thermal resistance of a heatsink is determined by the heat dissipation surface area, the material and shape of the heatsink, and the airflow volume across the heatsink. In general, the larger the surface area the lower the thermal resistance.

The required thermal resistance of a heatsink ( $\theta_{SA}$ ) can be calculated using the following example:

If:

$$\begin{aligned} T_C &= 85^\circ\text{C} \text{ (CBGA package)} \\ T_A &= 55^\circ\text{C} \\ P_{MAX} &= 11.00\text{W at } 300\text{MHz} \end{aligned}$$

Then:


$$\theta_{CA} \leq \left( \frac{T_C - T_A}{P_{MAX}} \right) = \frac{30^\circ\text{C}}{11.00\text{W}} = 2.73 (^\circ\text{C/W})$$

Thermal grease is recommended as interface material because it provides the lowest thermal resistance (approx.  $0.20^\circ\text{C/W}$ ). The required thermal resistance ( $\theta_{SA}$ ) of the heat sink in this example is calculated as follows:

$$\theta_{SA} = \theta_{CA} - \theta_{IF} = 2.73 - 0.20 = 2.53 (^\circ\text{C/W})$$

### Heat Dissipation Path


Figure 22 illustrates the heat dissipation path of the processor. Due to the lower thermal resistance between the processor die junction and case, most of the heat generated by the processor is transferred from the top surface of the case. Part of the heat generated from the bottom side of the processor is dissipated to the circuit board through the ball contacts.



**Figure 22. Processor's Heat Dissipation Path (CBGA Package)**

### Measuring Case Temperature

The processor case temperature is measured to ensure that the thermal solution meets the processor's operational specification. This temperature should be measured on the top center of the package where most of the heat is dissipated. Figure 23 shows the correct location for measuring the case temperature. If a heatsink is installed while measuring, the thermocouple must be installed into the heatsink via a small hole drilled through the heatsink base (for example, 1/16 of an inch). The thermocouple is then attached to the base of the heatsink and the small hole filled using thermal epoxy, allowing the tip of the thermocouple to touch the top of the processor case.



**Figure 23. Measuring Case Temperature**

For more information on thermal design considerations, see the *AMD-K6<sup>®</sup> Thermal Solution Design Application Note*, order# 21085.



## 9 Package Specifications

### 9.1 321-Pin Staggered CPGA Package Specification

Table 28. 321-Pin Staggered CPGA Package Specification

Symbol	Millimeters		Inches		Notes
	Min	Max	Min	Max	
A	49.28	49.78	1.940	1.960	
B	45.59	45.85	1.795	1.805	
C	31.01	32.89	1.221	1.295	
D	44.90	45.10	1.768	1.776	
E	2.91	3.63	0.115	0.143	
F	1.30	1.52	0.051	0.060	
G	3.05	3.30	0.120	0.130	
H	0.43	0.51	0.017	0.020	
M	2.29	2.79	0.090	0.110	
N	1.14	1.40	0.045	0.055	
d	1.52	2.29	0.060	0.090	
e	1.52	2.54	0.060	0.100	
f	—	0.13	—	0.005	Flatness





Figure 24. 321-Pin Staggered CPGA Package Specification

## 9.2 360-Pin CBGA Package Specification

**Table 29. 360-Pin CBGA Package Specification**

Symbol	Millimeters		Inches		Notes
	Min	Max	Min	Max	
A	24.75	25.25	0.975	0.994	
B	22.60	23.10	0.890	0.910	
C	6.33	6.83	0.249	0.269	
D	9.96	10.46	0.392	0.412	
E	2.64	2.92	0.104	0.115	
F	0.73	0.88	0.029	0.035	
G	1.02	1.18	0.040	0.046	
H	0.77	1.01	0.030	0.040	
J	—	13.65	—	0.537	1
K	—	20.14	—	0.793	1
M	1.27 BSC.		0.050 BSC.		
e	0.11	—	0.004	—	2
f	—	0.10	—	0.004	Flatness
<b>Notes:</b> <ol style="list-style-type: none"> <li>1. This area represents the component outline in which decoupling capacitors may be mounted on the ceramic by AMD.</li> <li>2. The decoupling capacitors shown in Figure 25 on page 84 are for illustrative purposes only. AMD will determine the exact placement and number of these capacitors.</li> </ol>					



### Figure 25. 360-Pin CBGA Package Specification

### 9.3 360-Pin CBGA Mechanical Specification

**Table 30. 360-Pin CBGA Mechanical Specification**

Parameter	Min	Max	Notes
Continuous Compressive Mechanical Load		8 lbf	1
Non-continuous Compressive Mechanical Load		30 lbf	2
Dynamic Load During Mechanical Shock		5 lbf	3, 4, 5, 6
Nominal Package Height ± RSS tolerance	2.78 mm ± 0.130		7, 8
Package Height	2.64 mm	2.92 mm	7, 8
Solder Ball Coplanarity	0.150 mm		7, 8
<b>Notes:</b>			
<div>1. Apply the load uniformly over the die surface. A compressible thermal pad is recommended to ensure load distribution and prevent of damage to the exposed silicon die during shipping and use. Thermal greases and waxes are also acceptable.</div> <div>2. This parameter represents a compressive load applied to the CBGA for no more than 30 seconds.</div> <div>3. The dynamic load represents the dynamic acceleration imparted to the total mass, which includes the chip carrier and any mass supported by the chip carrier.</div> <div>4. For designs that apply a continuous load to the CBGA, separation of the thermal interface must be prevented during mechanical shock.</div> <div>5. This dynamic load specification is subject to the manner in which the board is supported. Adequate mechanical support should be provided to minimize board flexure during mechanical shock and vibration. AMD can provide example mechanical designs that exceed the dynamic specification.</div> <div>6. AMD recommends that mechanical shock be used as preconditioning prior to temperature cycling during system qualification.</div> <div>7. The surface mount assembly and board flatness affects the tolerance in height and parallelism of the back of the mobile AMD-K6 die relative to the board on which the CBGA is mounted.</div> <div>8. The root sum square (RSS) specified tolerance acknowledges that the case of all the minimum or all the maximum tolerances occurring simultaneously is very remote. The RSS preserves the confidence level at which the initial tolerances are specified. For example, if the component tolerances are estimated at 99.99% confidence, the RSS combination is at 99.99% confidence.</div>			



## 10 Pin Description Diagrams

### 10.1 360-Pin CBGA Pin Diagrams




Figure 26. Mobile AMD-K6® Processor Ball-Side View (CBGA)





Figure 27. Mobile AMD-K6® Processor Top-Side View (CBGA)




## 10.2 321-Pin CPGA Pin Diagrams

- Control/Parity Pins
- Address Pins
- ⊞ V<sub>ss</sub> Pins
- ⊞ V<sub>cc2</sub> Pins
- △ V<sub>cc3</sub> Pins
- Data Pins
- ⊞ Test Pins
- NC, INC (Internal No Connect) Pins
- ⊞ RSVD (Reserved) Pins
- ⊞ Chip Positioning Key Pin



**Figure 28. Mobile AMD-K6® Processor Bottom-Side View (CPGA)**



**Figure 29. Mobile AMD-K6® Processor Top-Side View (CPGA)**

## 10.3 Pin Designations by Functional Grouping


Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.
Address			Data			Control			Test		
A3	AL-35	P18	D0	K-34	D17	A20M#	AK-08	V09	TCK	M-34	D18
A4	AM-34	P19	D1	G-35	C19	ADS#	AJ-05	P03	TDI	N-35	E17
A5	AK-32	R17	D2	J-35	C18	ADSC#	AM-02	W07	TDO	N-33	D19
A6	AN-33	R18	D3	G-33	B18	AHOLD	V-04	H19	TMS	P-34	E18
A7	AL-33	R19	D4	F-36	A17	APCHK#	AE-05	R03	TRST#	Q-33	E19
A8	AM-32	T17	D5	F-34	B17	BE0#	AL-09	W09	Parity		
A9	AK-30	T18	D6	E-35	C17	BE1#	AK-10	W14			
A10	AN-31	T19	D7	E-33	A16	BE2#	AL-11	W13	AP	AK-02	N02
A11	AL-31	U17	D8	D-34	C16	BE3#	AK-12	W06	DP0	D-36	B16
A12	AL-29	U18	D9	C-37	A15	BE4#	AL-13	W11	DP1	D-30	B13
A13	AK-28	U19	D10	C-35	B15	BE5#	AK-14	V10	DP2	C-25	B10
A14	AL-27	V18	D11	B-36	C15	BE6#	AL-15	W12	DP3	D-18	B07
A15	AK-26	V17	D12	D-32	A14	BE7#	AK-16	V11	DP4	C-07	B04
A16	AL-25	W17	D13	B-34	B14	BF0	Y-33	U12	DP5	F-06	D02
A17	AK-24	U16	D14	C-33	C14	BF1	X-34	H17	DP6	F-02	G02
A18	AL-23	V16	D15	A-35	A13	BF2	W-35	G17	DP7	N-05	K02
A19	AK-22	W16	D16	B-32	C13	BOFF#	Z-04	J18			
A20	AL-21	U15	D17	C-31	A12	BRDY#	X-04	K03			
A21	AF-34	K19	D18	A-33	B12	BRDYC#	Y-03	M01			
A22	AH-36	L17	D19	D-28	C12	BREQ	AJ-01	W03			
A23	AE-33	L18	D20	B-30	A11	CACHE#	U-03	T03			
A24	AG-35	L19	D21	C-29	B11	CLK	AK-18	W10			
A25	AJ-35	M17	D22	A-31	C11	D/C#	AK-04	W04			
A26	AH-34	M18	D23	D-26	A10	EADS#	AM-04	U11			
A27	AG-33	M19	D24	C-27	C10	EWBE#	W-03	U03			
A28	AK-36	N17	D25	C-23	A09	FERR#	Q-05	L03			
A29	AK-34	N18	D26	D-24	B09	FLUSH#	AN-07	U13			
A30	AM-36	N19	D27	C-21	C09	HIT#	AK-06	V08			
A31	AJ-33	P17	D28	D-22	A08	HITM#	AL-05	U10			
			D29	C-19	B08	HLDA	AJ-03	P02			
			D30	D-20	C08	HOLD	AB-04	J17			
			D31	C-17	A07	IGNNE#	AA-35	V12			
			D32	C-15	C07	INIT	AA-33	V15			
			D33	D-16	A06	INTR	AD-34	V13			
			D34	C-13	B06	INV	U-05	T02			
			D35	D-14	C06	KEN#	W-05	M02			
			D36	C-11	A05	LOCK#	AH-04	P01			
			D37	D-12	B05	M/IO#	T-04	N01			
			D38	C-09	C05	NA#	Y-05	T01			
			D39	D-10	A04	NMI	AC-33	V14			
			D40	D-08	C04	PCD	AG-05	U07			
			D41	A-05	A03	PCHK#	AF-04	M03			
			D42	E-09	B03	PWT	AL-03	V07			
			D43	B-04	B02	RESET	AK-20	H18			
			D44	D-06	C01	SCYC	AL-17	W15			
			D45	C-05	C02	SMI#	AB-34	U14			
			D46	E-07	C03	SMIACK#	AG-03	U01			
			D47	C-03	D01	STPCLK#	V-34	K18			
			D48	D-04	D03	VCC2DET	AL-01	n/a			
			D49	E-05	E01	VCC2H/L#	AN-05	n/a			
			D50	D-02	E02	W/R#	AM-06	W05			
			D51	F-04	E03	WB/WT#	AA-05	N03			
			D52	E-03	F01						
			D53	G-05	F02						
			D54	E-01	F03						
			D55	G-03	G01						
			D56	H-04	G03						
			D57	J-03	H01						
			D58	J-05	H02						
			D59	K-04	H03						
			D60	L-05	J01						
			D61	L-03	J02						
			D62	M-04	J03						
			D63	N-03	K01						

CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.
NC		Vcc2		Vcc3		Vss	
A-37 E-17 E-25 R-34 S-33 S-35 W-33 AJ-15 AJ-23 AL-19 AN-35	A02 A18 A19 B01 B19 F17 F18 F19 G18 G19 J19 L01 L02 R01 R02 U02 U04 U05 U06 U08 U09 V01 V02 V03 V04 V05 V06 V19 W01 W02 W08 W18 W19	A-07 A-09 A-11 A-13 A-15 A-17 B-02 E-15 G-01 J-01 L-01 N-01 Q-01 S-01 U-01 W-01 Y-01 AA-01 AC-01 AE-01 AG-01 AJ-11 AN-09 AN-11 AN-13 AN-15 AN-17 AN-19	F04 F05 F06 F07 G06 G07 H08 H09 H12 H13 J04 J05 J08 J09 J10 J11 J12 J13 K04 K05 K06 K07 K10 K11 L04 L05 L08 L09 L10 L11 L12 L13 M08 M09 M12 M13 N06 N07 P04 P05 P06 P07	A-19 A-21 A-23 A-25 A-27 A-29 E-21 E-27 E-37 G-37 J-37 L-33 L-37 N-37 Q-37 S-37 T-34 U-33 U-37 W-37 Y-37 AA-37 AC-37 AE-37 AG-37 AJ-19 AJ-29 AN-21 AN-23 AN-25 AN-27 AN-29	D07 D08 D09 D12 D13 E07 E08 E09 E12 E13 F10 F11 F14 G10 G11 G14 G15 G16 H14 H15 H16 K17 M14 M15 M16 N10 N11 N14 N15 N16 P10 P11 P14 R07 R08 R09 R12 R13 T07 T08 T09 T12 T13	A-03 AM-20 B-06 AM-22 B-08 AM-24 B-10 AM-26 B-12 AM-28 B-14 AM-30 B-16 AN-37 B-18 B-20 B-22 B-24 B-26 B-28 E-11 E-13 E-19 E-23 E-29 E-31 H-02 H-36 K-02 K-36 M-02 M-36 P-02 P-36 R-02 R-36 T-02 T-36 U-35 V-02 V-36 X-02 X-36 Z-02 Z-36 AB-02 AB-36 AD-02 AD-36 AF-02 AF-36 AH-02 AJ-07 AJ-09 AJ-13 AJ-17 AJ-21 AJ-25 AJ-27 AJ-31 AJ-37 AL-37 AM-08 AM-10 AM-12 AM-14 AM-16 AM-18	D04 N12 D05 N13 D06 P08 D10 P09 D11 P12 D14 P13 D15 P15 D16 P16 E04 R04 E05 R05 E06 R06 E10 R10 E11 R11 E14 R14 E15 R15 E16 R16 F08 T04 F09 T05 F12 T06 F13 T10 F15 T11 F16 T14 G04 T15 G05 T16 G12 G13 H04 H05 H06 H07 H10 H11 J06 J07 J14 J15 J16 K08 K09 K12 K13 K14 K15 K16 L06 L07 L14 L15 L16 M04 M05 M06 M07 M10 M11 N04 N05 N08 N09
<b>RSVD</b>							
J-33 L-35 P-04 Q-03 Q-35 R-04 S-03 S-05 AA-03 AC-03 AC-05 AD-04 AE-03 AE-35							
<b>KEY</b>							
AH-32							

## 11 Ordering Information

### Standard Products

AMD standard mobile products are available in several operating ranges. The ordering part number (OPN) is formed by a combination of the elements below.



**Table 31. Valid Ordering Part Number Combinations**

OPN	Package Type	Operating Voltage	Case Temperature
AMD-K6/300ADZ	321-pin CPGA	2.0V–2.2V (Core)	0°C – 85°C (CPGA)
AMD-K6/300BDZ	360-pin CBGA	3.135V–3.6V (I/O)	0°C – 85°C (CBGA)
AMD-K6/266ACZ	321-pin CPGA	1.9V–2.1V (Core)	0°C – 85°C (CPGA)
AMD-K6/266BCZ	360-pin CBGA	3.135V–3.6V (I/O)	0°C – 85°C (CBGA)
AMD-K6/233ACZ	321-pin CPGA	1.9V–2.1V (Core)	0°C – 85°C (CPGA)
AMD-K6/233BCZ	360-pin CBGA	3.135V–3.6V (I/O)	0°C – 85°C (CBGA)
<b>Notes:</b> This table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly-released combinations.			



# Index

## Numerics

321-Pin Staggered CPGA	
package specification . . . . .	81–82, 84
pinouts . . . . .	89
360-Pin CBGA	
package specification . . . . .	83
pinouts . . . . .	87
60-MHz Bus	
clock switching characteristics . . . . .	50
input setup and hold timings . . . . .	58
output delay timings . . . . .	56
66-MHz Bus	
clock switching characteristics . . . . .	50
input setup and hold timings . . . . .	54
output delay timings . . . . .	52

## A

Address Bus . . . . .	21, 24
AMD-K6 Processor	
Model 6 . . . . .	1
Model 7 . . . . .	1

## B

Block Diagram . . . . .	8–9
Boundary-Scan . . . . .	28–29
Branch	
execution . . . . .	18
history table . . . . .	17
prediction . . . . .	3
prediction logic . . . . .	3–4, 7, 16–18
target cache . . . . .	17
Bus	
address . . . . .	21, 24
cycle definition . . . . .	32
data . . . . .	21–24, 28

## C

Cache . . . . .	3, 9
instruction prefetch . . . . .	9
predecode bits . . . . .	9
sector organization . . . . .	10
writeback . . . . .	8–9
Case Temperature . . . . .	77–78, 80
CBGA Mechanical Specification . . . . .	85
Centralized Scheduler . . . . .	14
CLK Waveform . . . . .	51
Clock Control	
state diagram . . . . .	37
states	
halt . . . . .	34
stop clock . . . . .	36
stop grant . . . . .	35
stop grant inquire . . . . .	36
Component Placement . . . . .	71
Cycles	
inquire . . . . .	21–22, 24–25, 33–36

interrupt acknowledge . . . . .	23, 29, 32
pipelined . . . . .	10
special . . . . .	25, 28, 32, 34–35, 44
writeback . . . . .	25, 36–37

## D

Data Bus . . . . .	21–24, 28
Decode Logic . . . . .	12
Decoders . . . . .	3, 6
Dual Voltage . . . . .	70

## E

Electrical Specifications	
absolute ratings . . . . .	67
operating ranges . . . . .	67
Exception . . . . .	47
debug . . . . .	46
floating-point . . . . .	24
Exceptions, Interrupts, and Debug in SMM . . . . .	47
Execution	
latency . . . . .	16
units . . . . .	3, 15

## F

Float Delay Timing . . . . .	63
Floating-Point Exception . . . . .	24
Frequency . . . . .	22, 37, 50, 61

## H

Halt	
restart slot . . . . .	44
state . . . . .	34
Heat Dissipation Path . . . . .	79
Hold	
acknowledge . . . . .	25
timing . . . . .	49, 63

## I

I/O	
buffer model . . . . .	74
trap dword . . . . .	44–45
trap restart slot . . . . .	45
IEEE 1149.1 . . . . .	28–29
Ignore Numeric Exception . . . . .	25
Input	
pin types . . . . .	30
setup and hold timing . . . . .	63
Input/Output Pin Float Conditions . . . . .	31
Inquire Cycles . . . . .	21–22, 24–25, 33–36
Instruction	
buffer . . . . .	11
decode . . . . .	12
fetch . . . . .	11
Internal Architecture . . . . .	5
Interrupt . . . . .	26–27, 36, 47

acknowledge cycles . . . . . 23, 29, 32  
 service routine . . . . . 38  
 system management . . . . . 28, 38, 40

**J**

JTAG . . . . . 28–29

**K**

K6STD . . . . . 73  
   pulldown V/I curves . . . . . 75  
   pullup V/I curves . . . . . 75  
 K6STG . . . . . 73

**L**

Logic, Branch-prediction . . . . . 4, 7, 16, 18

**M**

MESI . . . . . 3  
   MESI bit . . . . . 9–10  
 Microarchitecture . . . . . 3, 5  
   decoders . . . . . 6  
   enhanced RISC86 . . . . . 6  
 Model 6 . . . . . 1  
 Model 7 . . . . . 1

**O**

Operating Ranges . . . . . 67  
 OPN . . . . . 93  
 Ordering Part Number (OPN) . . . . . 93  
 Output  
   pin float conditions . . . . . 31  
   valid delay timing . . . . . 62

**P**

Parity . . . . . 19, 21  
   bit . . . . . 21, 24  
   check . . . . . 27  
   error . . . . . 22, 27  
 Part Number . . . . . 93  
 Pin Connection Requirements . . . . . 72  
 Pipeline Control . . . . . 6–7, 9, 15–17  
 Pipelined Cycles . . . . . 10, 26  
 Power  
   and Grounding . . . . . 72  
   connections . . . . . 70  
   dissipation . . . . . 78  
 Predecode Bits . . . . . 10  
 Prefetching . . . . . 10

**R**

Registers . . . . . 7  
 Reset and Configuration Timing . . . . . 64  
 Return Address Stack . . . . . 18  
 RISC86 Microarchitecture, Enhanced . . . . . 6  
 RSM Instruction . . . . . 43, 46

**S**

Scheduler/Instruction Control Unit . . . . . 7, 14–15  
 Signal Descriptions

A[31:3] . . . . . 21  
 A20M# . . . . . 21, 38  
 ADS# . . . . . 21  
 ADSC# . . . . . 21  
 AHOLD . . . . . 21, 34  
 AP . . . . . 21  
 APCHK# . . . . . 22  
 BE[7:0]# . . . . . 22  
 BF[2:0] . . . . . 22, 37  
 BOFF# . . . . . 23, 34  
 BRDY# . . . . . 23, 34–35, 45  
 BRDYC# . . . . . 23, 73  
 BREQ . . . . . 23  
 CACHE# . . . . . 23  
 CLK . . . . . 23, 33, 35–37, 49–50  
 D/C# . . . . . 23  
 D[63:0] . . . . . 24  
 DP[7:0] . . . . . 24  
 EADS# . . . . . 24, 36  
 EWBE# . . . . . 24, 34–35  
 FERR# . . . . . 24  
 FLUSH# . . . . . 25, 32, 34–36, 47  
 HIT# . . . . . 25, 36  
 HITM# . . . . . 25, 36  
 HLDA . . . . . 25  
 HOLD . . . . . 25, 34  
 IGNNE# . . . . . 25  
 INIT . . . . . 26, 34–35, 39  
 INTR . . . . . 26, 34–35  
 INV . . . . . 26  
 KEN# . . . . . 26  
 LOCK# . . . . . 26  
 MIO# . . . . . 26  
 NA# . . . . . 26  
 NMI . . . . . 27, 34–35, 39, 47  
 PCHK# . . . . . 27  
 PWT . . . . . 27  
 RESET . . . . . 27, 34–35, 37, 49, 73  
 RSVD . . . . . 27  
 SCYC . . . . . 28  
 SMI# . . . . . 28, 34–35, 38, 45  
 SMIACK# . . . . . 28, 38  
 STPCLK# . . . . . 28, 33, 35–36  
 TCK . . . . . 28, 49  
 TDI . . . . . 29  
 TDO . . . . . 29  
 TMS . . . . . 29  
 TRST# . . . . . 29  
 VCC2DET . . . . . 29  
 VCC2H/L# . . . . . 29  
 W/R# . . . . . 29  
 WB/WT# . . . . . 29

**SMM**

base address . . . . . 43  
 default register values . . . . . 38  
 initial state of registers . . . . . 40  
 memory . . . . . 39  
 operating mode . . . . . 38  
 revision identifier . . . . . 43  
 state-save area . . . . . 40



Special Bus Cycle .....	25, 28, 32, 34–35, 44
Stop	
clock state .....	36
grant inquire state .....	36
grant state .....	35
Switching Characteristics	
60-MHz bus .....	50
66-MHz bus .....	50

**T**

TAP .....	28–29
TCK Waveform .....	61, 65
Temperature .....	67, 85
case .....	77–78
Test Access Port (TAP)	
TCK .....	28
TDI .....	29
TDO .....	29
TMS .....	29
TRST# .....	29
Test Pins .....	31
Test Signal	
timing at 25 MHz .....	61
timing diagram .....	65
Thermal .....	4, 69, 77, 85
model (CBGA Package) .....	78
resistance .....	78
specifications .....	77
TRST Timing .....	61, 65
TSC .....	34–35

**V**

Voltage .....	67–68, 74
dual .....	70
ranges .....	74

**W**

Writeback .....	23, 27, 32
cache .....	8–9
cycles .....	25, 36–37