

PRESETTABLE SYNCHRONOUS BCD DECADE COUNTER; SYNCHRONOUS RESET

FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Synchronous reset
- Output capability: standard
- I^{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT162 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT162 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs (Q₀ to Q₃) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D₀ to D₃) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

For the "162" the clear function is synchronous.

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | | UNIT |
|------------------|--|---|---------|-----|------|
| | | | HC | HCT | |
| t _{PHL} | propagation delay CP to Q _n CP to TC CET to TC | C _L = 15 pF V _{CC} = 5 V | 19 | 20 | ns |
| | | | 21 | 26 | ns |
| | | | 11 | 15 | ns |
| t _{PLH} | propagation delay CP to Q _n CP to TC CET to TC | C _L = 15 pF V _{CC} = 5 V | 19 | 20 | ns |
| | | | 21 | 19 | ns |
| | | | 11 | 10 | ns |
| f _{max} | maximum clock frequency | | 63 | 32 | MHz |
| C _I | input capacitance | | 3.5 | 3.5 | pF |
| CPD | power dissipation capacitance per package | notes 1 and 2 | 37 | 37 | pF |

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

Notes

1. P_D is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

Σ (C_L × V_{CC}² × f_o) = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}

For HCT the condition is V_I = GND to V_{CC} - 1.5 V

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

(continued on next page)




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|----------------|----------------------------------|---|
| 1 | MR | synchronous master reset (active LOW) |
| 2 | CP | clock input (LOW-to-HIGH, edge-triggered) |
| 3, 4, 5, 6 | D ₀ to D ₃ | data inputs |
| 7 | CEP | count enable input |
| 8 | GND | ground (0 V) |
| 9 | PE | parallel enable input (active LOW) |
| 10 | CET | count enable carry input |
| 14, 13, 12, 11 | Q ₀ to Q ₃ | flip-flop outputs |
| 15 | TC | terminal count output |
| 16 | VCC | positive supply voltage |

FUNCTION TABLE

| OPERATING MODE | INPUTS | | | | | OUTPUTS | | |
|-------------------|--------|----|-----|-----|----|----------------|----------------|----|
| | MR | CP | CEP | CET | PE | D _n | Q _n | TC |
| reset (clear) | L | ↑ | X | X | X | X | L | L |
| parallel load | h | ↑ | X | X | L | L | L | L |
| | h | ↑ | X | X | L | h | H | * |
| count | h | ↑ | h | h | h | X | count | * |
| hold (do nothing) | h | X | L | X | h | X | q _n | * |
| | h | X | X | L | h | X | q _n | L |

Note to function table

* The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition

GENERAL DESCRIPTION

A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q₀ to Q₃) to LOW level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for MR are met). This action occurs regardless of the levels at PE, CET and CEP inputs.

This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q₀. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{P(\max)} (\text{CP to TC}) + t_{SU} (\text{CEP to CP})}$$




Fig. 5 State diagram.




Fig. 6 Typical timing sequence: reset outputs to zero; preset to BCD seven; count to eight, nine, zero, one, two and three; inhibit.




Fig. 7 Logic diagram.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

| SYMBOL | PARAMETER | T _{amb} (°C) | | | | | | | | UNIT | TEST CONDITIONS | |
|--|---|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----|-------------------|----------------------|-----------|
| | | 74HC | | | | | | | | | V _{CC} V | WAVEFORMS |
| | | +25 | | | −40 to +85 | | −40 to +125 | | | | | |
| | | min. | typ. | max. | min. | max. | min. | max. | | | | |
| t _{PHL} / t _{PLH} | propagation delay CP to Q _n | | 58 21 17 | 190 38 32 | | 240 48 41 | | 285 57 48 | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _{PHL} / t _{PLH} | propagation delay CP to TC | | 69 25 20 | 215 43 37 | | 270 54 46 | | 325 65 55 | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _{PHL} / t _{PLH} | propagation delay CET to TC | | 39 14 11 | 150 30 26 | | 190 38 33 | | 225 45 38 | ns | 2.0 4.5 6.0 | Fig. 9 | |
| t _{THL} / t _{TLH} | output transition time | | 19 7 6 | 75 15 13 | | 95 19 16 | | 110 22 19 | ns | 2.0 4.5 6.0 | Figs 8 and 9 | |
| t _W | clock pulse width HIGH or LOW | 80 16 14 | 22 8 6 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _{su} | set-up time MR, D _n to CP | 100 20 17 | 28 10 8 | | 125 25 21 | | 150 30 26 | | ns | 2.0 4.5 6.0 | Figs 10 and 11 | |
| t _{su} | set-up time PE to CP | 135 27 23 | 39 14 11 | | 170 34 29 | | 205 41 35 | | ns | 2.0 4.5 6.0 | Fig. 10 | |
| t _{su} | set-up time CEP, CET to CP | 200 40 34 | 69 25 20 | | 250 50 43 | | 300 60 51 | | ns | 2.0 4.5 6.0 | Fig. 12 | |
| t _h | hold time D _n , \overline{PE} , CEP, CET, MR to CP | 0 0 0 | −17 −6 −5 | | 0 0 0 | | 0 0 0 | | ns | 2.0 4.5 6.0 | Figs 10, 11 and 12 | |
| f _{max} | maximum clock pulse frequency | 6.0 30 35 | 19 57 68 | | 4.8 24 28 | | 4.0 20 24 | | MHz | 2.0 4.5 6.0 | Fig. 8 | |

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard
I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT | UNIT LOAD COEFFICIENT | INPUT | UNIT LOAD COEFFICIENT |
|-----------------|-----------------------|-------|-----------------------|
| \overline{MR} | 0.95 | D_n | 0.25 |
| CP | 0.80 | CET | 1.05 |
| CEP | 0.25 | PE | 0.30 |

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

| SYMBOL | PARAMETER | T _{amb} (°C) | | | | | | | | UNIT | TEST CONDITIONS | |
|--|---|-----------------------|------|------|------------|------|-------------|------|-----|------|----------------------|-----------|
| | | 74HCT | | | | | | | | | V _{CC} V | WAVEFORMS |
| | | +25 | | | -40 to +85 | | -40 to +125 | | | | | |
| | | min. | typ. | max. | min. | max. | min. | max. | | | | |
| t _{PHL} / t _{PLH} | propagation delay CP to Q _n | | 24 | 43 | | 54 | | 65 | ns | 4.5 | Fig. 8 | |
| t _{PHL} | propagation delay CP to TC | | 30 | 51 | | 64 | | 77 | ns | 4.5 | Fig. 8 | |
| t _{PLH} | propagation delay CP to TC | | 22 | 45 | | 56 | | 68 | ns | 4.5 | Fig. 8 | |
| t _{PHL} | propagation delay CET to TC | | 18 | 35 | | 44 | | 53 | ns | 4.5 | Fig. 9 | |
| t _{PLH} | propagation delay CET to TC | | 12 | 24 | | 30 | | 36 | ns | 4.5 | Fig. 9 | |
| t _{THL} / t _{TLH} | output transition time | | 7 | 15 | | 19 | | 22 | ns | 4.5 | Figs 8 and 9 | |
| t _W | clock pulse width HIGH or LOW | 16 | 7 | | 20 | | 24 | | ns | 4.5 | Fig. 8 | |
| t _{su} | set-up time D _n to CP | 20 | 9 | | 25 | | 30 | | ns | 4.5 | Fig. 10 | |
| t _{su} | set-up time PE to CP | 35 | 16 | | 44 | | 53 | | ns | 4.5 | Fig. 10 | |
| t _{su} | set-up time CEP, CET to CP | 40 | 23 | | 50 | | 60 | | ns | 4.5 | Fig. 12 | |
| t _{su} | set-up time MR to CP | 20 | 12 | | 25 | | 30 | | ns | 4.5 | Fig. 11 | |
| t _h | hold time D _n , PE, CEP, CET, MR to CP | 0 | -10 | | 0 | | 0 | | ns | 4.5 | Figs 10, 11 and 12 | |
| f _{max} | maximum clock pulse frequency | 17 | 29 | | 14 | | 11 | | MHz | 4.5 | Fig. 8 | |

AC WAVEFORMS




Fig. 8 Waveforms showing the clock (CP) to outputs (Q_n , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 10 Waveforms showing the set-up and hold times for the input (D_n) and parallel enable input (PE).




Fig. 11 Waveforms showing the \overline{MR} set-up and hold times.




Fig. 12 Waveforms showing the CEP and CET set-up and hold times.

Note to Figs 10, 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

APPLICATION INFORMATION

The HC/HCT162 facilitate designing counters of any modulus with minimal external logic.

The output is glitch-free due to the synchronous reset.

