

DATA SHEET

PTN3310/PTN3311

High-speed serial logic translators

Product data

2001 Jun 19

High-speed serial logic translators

PTN3310/PTN3311

FEATURES

- Meets LVDS EIA-644 and PECL standards
- 2 pin-for-pin replacement input/output choices:
 - LVDS in, PECL out (PTN3310)
 - PECL in, LVDS out (PTN3311)
- Single +3.3 V supply voltage operation
- Available in 8-pin SO package
- Maximum throughput data rate of 800 Mbps typical

APPLICATIONS

- High-speed networking and telecom applications
 - ATM
 - SONET/SDH
 - Switches
 - Routers
 - Add-drop multiplexers


GENERAL DESCRIPTION

The High-Speed Serial Logic Translator provides a point solution that addresses the various interface logic requirements of Optical Transceiver Modules. The product offers a compact translation between LVDS and PECL high speed serial data lines. This provides the end users a simple way to mix or match Optical Transceiver ICs from various vendors to maximize desired performance and reduces the need to redesign interfaces to accommodate new Optical Transceiver ICs.

The High-Speed Serial Logic Translator comes in two translation choices to allow mixing LVDS and PECL input/outputs. The product is offered in a small, convenient, 8-pin package.

Figure 1 shows the High-Speed Serial Logic Translator Device in a typical high speed optical module application. Figure 2 shows the circuit block diagrams.

PIN CONFIGURATIONS



PIN DESCRIPTIONS

8-pin SO package

Pin #	Symbol	Name and function
1, 4	GND1, GND2	Ground
2, 3	V _{INP} , V _{INN}	Differential inputs
5, 8	V _{CC1} , V _{CC2}	Supply voltage
6, 7	V _{OUTN} , V _{OUTP}	Differential outputs

ORDERING INFORMATION

Type number	Package		
	Name	Description	Version
PTN3310D	SO8	Plastic small-outline package; 8 leads; body width 3.9 mm	SOT96-1
PTN3311D	SO8	Plastic small-outline package; 8 leads; body width 3.9 mm	SOT96-1

High-speed serial logic translators

PTN3310/PTN3311




Figure 1. High-Speed Serial Logic Translators in Optical Module Application




Figure 2. High-Speed Serial Logic Translator Block Diagrams

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Limits	Unit
V _{CC}	Supply voltage	−0.3 to +4.0	V
V _I	LVDS receiver input voltage	−0.3 to +5.5	V
V _O	LVDS driver output voltage	−0.3 to +5.5	V
t _{SC}	LVDS output short circuit duration	continuous	
T _j	Maximum junction temperature	+150	°C
T _{stg}	Storage temperature range	−65 to +150	°C
ESD _{HBM}	Electrostatic discharge (Human Body Model, 1.5 kΩ, 100 pF)	>2	kV
ESD _{MM}	Electrostatic discharge (Machine Model, 0 kΩ, 200 pF)	>200	V

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply voltage	3.0	3.6	V
T _{amb}	Operating ambient temperature range in free air	−40	+85	°C
V _{CCN}	Power supply noise voltage	—	100	mV _{pp}

High-speed serial logic translators

PTN3310/PTN3311

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
General						
V _{CC}	Supply voltage		3.0	3.3	3.6	V
I _{CC}	Power supply current	PTN3311	–	12	20	mA
I _{EE}	Power supply current	PTN3310	–	13	20	mA
PECL inputs (PTN3311)						
V _{IH}	Input HIGH voltage ¹		2.135	–	2.420	V
V _{IL}	Input LOW voltage ¹		1.490	–	1.825	V
I _I	Input current	V _{IN} = V _{CC} or GND	–	–	±10	μA
LVDS inputs (PTN3310)						
V _{ID}	Minimum differential input signal amplitude		100	–	–	mV
I _{IN}	Input current ²	V _{IN} = 0 V	–	–	20	μA
		V _{IN} = V _{CC}	–	–	20	μA
PECL outputs (PTN3310)						
V _{OH}	Output HIGH voltage ¹		2.275	2.345	2.420	V
V _{OL}	Output LOW voltage ¹		1.490	1.595	1.680	V
C _L	Output load capacitance		–	5	–	pF
LVDS outputs (PTN3311); R _L = 100 Ω						
V _{OD}	Output differential voltage		250	350	450	mV
Δ V _{OD}	Steady-state difference in output differential voltage between complementary output states		–	–	50	mV
V _{OS}	Offset voltage		1.125	1.250	1.375	V
Δ V _{OS}	Steady-state difference in offset voltage between complementary output states		–	–	50	mV
I _{OS}	Output short-circuit current	outputs mutually shorted	–	–	12	mA
		output shorted to GND	–	–	24	mA
C _L	Output load capacitance		–	5	–	pF

NOTES:

1. These values are for $V_{CC} = 3.3$ V; PECL level specifications are referenced to V_{CC} and will track 1:1 with variation of V_{CC} .
2. Power supply either on or off.


High-speed serial logic translators

PTN3310/PTN3311

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
General						
f _{MAX}	Maximum throughput data rate		655	800	—	Mbps
t _{SKEW}	Clock output skew, part-to-part		—	100	—	ps
	Clock output pulse skew		—	50	—	ps
t _{PLH} /t _{PHL}	Propagation delay input (differential) to output		—	1	3	ns
	Propagation delay input (single-ended) to output		—	1	3	ns
PECL outputs (PTN3310)						
t _r /t _f	Output rise and fall times at 20% and 80% intersects		—	200	300	ps
LVDS outputs (PTN3311); R_L = 100 Ω; C_L = 5 pF						
t _{TLH}	Transition time LOW to HIGH	R _L = 100 Ω; C _L = 5 pF	—	500	650	ps
t _{THL}	Transition time HIGH to LOW	R _L = 100 Ω; C _L = 5 pF	—	500	650	ps
V _{OSS}	Peak-to-peak switching offset voltage	Measured between two matched 49.9 Ω load resistors; 5 pF load capacitance	—	—	150	mV

LVDS REFERENCE MEASUREMENT CONFIGURATION



The above diagram shows the test set-up used when evaluating LVDS outputs. According to the TIA-EIA-644 Standard, the maximum lumped capacitance test load should be 5 pF. However, by using probes or cables to observe the signal, additional capacitance is added, which has an effect on the rise and fall times. C_{probe} represents any capacitance caused by the use of probes or cables. Assuming balanced loading and balanced output drivers, the total effective capacitance seen by the part is:

$$C_{\text{Eff}} = C_{\text{LVDS}} + \frac{1}{2} C_{\text{probe}}$$

To correctly account for the effects of C_{probe}, the following formula should be used:

$$\Delta t = \frac{5 \text{ pF}}{C_{\text{Eff}}} \Delta t_{\text{measured}}$$

Where Δt is the 20%–80% rise/fall time.

To avoid the use of additional calculation of the measured results, a different approach could be taken; however, the value of C_{probe} has to be known in advance. In that case, the value of C_{LVDS} can be chosen such that the sum of the capacitances equals 5 pF, i.e.:


$$C_{\text{LVDS}} + \frac{1}{2} C_{\text{probe}} = 5 \text{ pF}$$

High-speed serial logic translators

PTN3310/PTN3311

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



High-speed serial logic translators

PTN3310/PTN3311

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2001
 All rights reserved. Printed in U.S.A.

Date of release: 06-01

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 08511

Let's make things better.