

DUAL CHANNEL, SYNCHRONOUS STEP-DOWN PWM CONTROLLER

FEATURES

- High Efficiency – No Current Sense Resistor Required, $R_{DS(on)}$ Overcurrent Detection with Temperature Compensation
- Adjustable Output Voltage Down to 0.9 V
- Voltage-Mode PWM Control: Maximum 500-kHz Operation
- 180° Out-of-Phase Control
- Individual Standby and Soft-Start for Each Channel – Easy Power Sequencing
- Overvoltage and Undervoltage Protection
- Built-In Boot-Strap Diode
- Built-In 5-V Linear Regulator
- Accurate $\pm 1\%$ 0.85-V Reference


APPLICATIONS

- Consumer Game Systems
- DSP Applications
- Digital Set-Top Box
- VGA and Sound Cards

DESCRIPTION

The TPS5124 is dual independent high efficiency synchronous step-down controller. It supports a low-voltage/high-current power supply applications that use either a 5-V or 12-V bus voltage. Since both controllers of the TPS5124 operate 180 degree out-of-phase, the input current ripple is minimized resulting in a smaller input capacitance and reduced power supply cost.

The current protection circuit detects the drain-to-source voltage drop across the high-side and low-side power MOSFET while it is conducting. Also, the current protection circuit has a temperature coefficient to compensate for the $R_{DS(on)}$ variation of the MOSFET. This resistor-less current protection and built-in boost diode simplify the system design and reduces the external parts count. Other features such as undervoltage lockout, overvoltage, undervoltage, and programmable short-circuit protection promote system reliability.



UDG-03123



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS

–40°C ≤ T_A ≤ 85°C, all voltage values are with respect to the network ground terminal unless otherwise noted. (1)

| | | TPS5124 | UNIT |
|--------------------------------------------------------------|----------------------------------------------------|-------------|------|
| Input voltage range | VCC, STBY1, STBY2, TRIP1, TRIP2 | –0.3 to 16 | V |
| | LH1, LH2 wrt GND | –0.3 to 22 | |
| | LH1, LH2 (wrt the corresponding LL terminal) | –0.3 to 6 | |
| | SS1, SS2, CT, INV1, INV2, SCP, VLSD | –0.3 to 6 | |
| Output voltage range | OUT1_U, OUT2_U | –1 to 22 | |
| | OUT1_U, OUT2_U (wrt the corresponding LL terminal) | –0.3 to 6 | |
| | LL1, LL2 | –1 to 16 | |
| | OUT1_D, OUT2_D, VREF5, FB1, FB2 | –0.3 to 6 | |
| | OUTGND1, OUTGND2 | –0.3 to 0.3 | |
| | REF | –0.3 to 3 | |
| Output current range | VREF5 | 50 | mA |
| | VREF | 5 | |
| Operating free-air temperature range, T _A | | –40 to 85 | °C |
| Storage temperature range, T _{stg} | | –55 to 150 | |
| Junction temperature range, T _J | | –40 | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | | 300 | |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|------------------------------------------------------|---------------------------------------------------------------|------|-----|-----|------|
| Supply voltage, V _{CC} | | 6.5 | | 15 | V |
| | (when VLSD is connected to VCC) | 4.5 | | 5.5 | |
| Input voltage range | INV1, INV2, CT, SS1, SS2, SCP, FB1, FB2, OUT1_D, OUT2_D, VLSD | –0.1 | | 5.9 | |
| | OUT1_U, OUT2_U, LH1, LH2 | –0.1 | | 21 | |
| | TRIP1, TRIP2, LL1, LL2, STBY1, STBY2 | –0.1 | | 15 | |
| Operating frequency, f _{OSC} | | | 300 | 500 | kHz |
| Operating free-air temperature range, T _A | | –40 | | 85 | °C |

ELECTRICAL CHARACTERISTICS $T_J = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 12\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|----------------------------------|--------------------------------------------------------------------------------------|-------|------|------|------|
| SUPPLY CURRENTS | | | | | | |
| I _{CC} | Supply current | T _A = 25°C, V _{CT} = V _{INV1} =V _{INV2} = 0 V | 1.1 | 1.5 | | mA |
| I _{CCS} | V _{IN} standby current | V _{STBY1} = V _{STBY2} = 0 V | 0.1 | 10.0 | | μA |
| 5-V REGULATOR | | | | | | |
| V _{VREF5} | Output voltage | T _A = 25°C, 7.5 V ≤ V _{CC} ≤ 15 V, 0 mA ≤ I _O ≤ 10 mA | 4.8 | 5.0 | 5.2 | V |
| V _{LN5} | Line regulation | 7.5 V ≤ V _{CC} ≤ 15 V, I _O =10 mA | | | 20 | mV |
| V _{LD5} | Load regulation | 1 mA ≤ I _O ≤ 10 mA | | | 40 | |
| I _{OS} | Short-circuit output current | V _{REF5} = 0 V, T _A = 25°C | 65 | | | mA |
| V _{THH} | UVLO threshold voltage | high-to-low | 3.6 | | 4.2 | V |
| V _{THL} | | low-to-high | 3.5 | | 4.1 | V |
| V _{HYS} | Hysteresis | | 30 | | 150 | mV |
| REFERENCE VOLTAGE | | | | | | |
| V _{REF} | Reference voltage | | | 0.85 | | V |
| V _{REF(tol)} | Reference voltage tolerance | I _{REF} = 50 μA, T _A = 25°C | -0.5% | | 0.5% | |
| V _{REF(ln)} | Line regulation | 6.5 V ≤ V _{CC} ≤ 15 V, I _{REF} = 50 μA | | 0.03 | 3.00 | mV |
| V _{REF(ld)} | Load regulation | 0.1 μA ≤ I _{REF} ≤ 1 mA | | 0.15 | 5.00 | |
| CONTROL | | | | | | |
| V _{IH} | High-level input voltage | STBY1, STBY2 | 2.2 | | | V |
| V _{IL} | Low-level input voltage | STBY1, STBY2 | | | 0.3 | |
| OUTPUT VOLTAGE MONITOR | | | | | | |
| | OVP comparator threshold voltage | | 0.90 | 0.95 | 1.00 | V |
| | UVP comparator threshold voltage | | 0.58 | 0.66 | 0.74 | |
| | Timer latch current source | Overvoltage protection | -4 | -8 | -12 | μA |
| | | Undervoltage protection | -1 | -1.7 | -2.3 | |
| OSCILLATOR | | | | | | |
| f _{OSC} | Frequency | C _T = 47 pF, T _A = 25°C | | 300 | | kHz |
| V _{OSC(h)} | High-level output voltage | DC | 1.0 | 1.1 | 1.2 | V |
| | | f _{OSC} = 300 kHz | | 1.14 | | |
| V _{OSC(l)} | Low-level output voltage | DC | 0.4 | 0.5 | 0.6 | |
| | | f _{OSC} = 300 kHz | | 0.46 | | |
| ERROR AMPLIFIER | | | | | | |
| V _{IO} | Input offset voltage | T _A = 25°C | | 2 | 10 | mV |
| | Open-loop voltage gain | | 50 | | | dB |
| | Unity gain bandwidth | | | 2.5 | | MHz |
| I _{SINK} | Output sink current | V _O = 2.5 V | 2 | 4 | | mA |
| I _{SRC} | Output source current | V _O = 2.5 V | -2 | -4 | | |
| DUTY CONTROL | | | | | | |
| | Maximum duty cycle | f _{OSC} = 300 kHz, V(INV1) = V(INV2) = 0 V | | 80% | | |

ELECTRICAL CHARACTERISTICS(continued)

T_J = -40°C to 85°C, V_{CC} = 12 V (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|----------------------------------------------------|-----------------------|------|------|------|--------|
| OUTPUT DRIVER | | | | | | |
| OUT_U sink current | $V(\text{OUT}_x_U) - V(\text{LL}_x) = 3\text{ V}$ | | 1.2 | | | A |
| OUT_U source current | $V(\text{LH}_x) - V(\text{OUT}_x_U) = 3\text{ V}$ | | -1.2 | | | |
| OUT_D sink current | $V(\text{OUT}_x_D) = 3\text{ V}$ | | 1.5 | | | |
| OUT_D source current | $V(\text{OUT}_x_D) = 2\text{ V}$ | | -1.5 | | | |
| SOFT START | | | | | | |
| I _{SOFT} | Soft-start current | | -1.3 | -2.3 | -2.9 | μA |
| CURRENT PROTECTION | | | | | | |
| I _{TRIP} | TRIP current | T _A = 25°C | 11 | 13 | 15 | μA |
| TC | TRIP current temperature coefficient | T _A = 25°C | | 3400 | | ppm/°C |


AVAILABLE OPTIONS

| T _A | PACKAGED DEVICES ⁽¹⁾ |
|----------------|---------------------------------|
| | PLASTIC TSSOP (DBT) |
| -40°C to 85°C | TPS5124DBT |

(1) The DBT package is available taped and reeled. Add an R suffix to the device type (e.g. TPS5124DBTR) to order quantities of 2,000 devices per reel.

DISSIPATION RATING TABLE


| PACKAGE | T _A < 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|------------|------------------------------------------|---------------------------------------------------|------------------------------------------|
| 30-pin DBT | 874 mW | 7.0 mW/°C | 454 mW |



TERMINAL FUNCTIONS

| TERMINAL | | I/O | DESCRIPTION |
|----------|--------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME | NO. | | |
| CT | 5 | I/O | External capacitor from CT to GND adjusts frequency of the triangle oscillator. |
| FB1 | 2 | O | Feedback output of SBRC–Channel 1 error amplifier. |
| FB2 | 14 | O | Feedback output of SBRC–Channel 2 error amplifier. |
| GND | 7 | – | Signal GND. |
| INV1 | 1 | I | Inverting inputs of Channel 1 error amplifier and OVP1/UVP1 comparator. |
| INV2 | 15 | I | Inverting inputs of Channel 2 error amplifier and OVP2/UVP2 comparator. |
| LH1 | 30 | I/O | Bootstrap capacitor connection for Channel 1 high-side gate driver. |
| LH2 | 16 | I/O | Bootstrap capacitor connection for Channel 2 high-side gate driver. |
| LL1 | 28 | I/O | CH1 high-side gate driving return. Connect this pin to the junction of the high-side and low-side MOSFETs for floating drive configuration. This pin is also an input terminal for current comparator. |
| LL2 | 18 | I/O | CH2 high-side gate driving return. Connect this pin to the junction of the high-side and low-side MOSFETs for floating drive configuration. This pin is also an input terminal for current comparator. |
| NC | 4,6,12 | – | No connection. |
| OUT1_D | 27 | O | Gate drive output for Channel 1 low-side MOSFETs. |
| OUT2_D | 19 | O | Gate drive output for Channel 2 low-side MOSFETs. |
| OUT1_U | 29 | O | Gate drive output for Channel 1 high-side MOSFETs. |
| OUT2_U | 17 | O | Gate drive output for Channel 2 high-side MOSFETs. |
| OUTGND1 | 26 | – | Ground for Channel 1 MOSFET drivers. |
| OUTGND2 | 20 | – | Ground for Channel 2 MOSFET drivers. |
| REF | 8 | O | 0.85-V reference voltage output. This 0.85-V reference voltage is used to set the output voltage and the reference for the overvoltage and undervoltage protections. This reference voltage is dropped down from the internal 5-V regulator. |
| SCP | 11 | I/O | Fault latch timer pin. An external capacitor connected between SCP and GND sets SCP enable time up. |
| SS1 | 3 | I/O | Soft start control for Channel 1. Connect an external capacitor between this pin and GND to specify SOFT-START time. |
| SS2 | 13 | I/O | Soft start control for Channel 2. Connect an external capacitor between this pin and GND to specify SOFT-START time. |
| STBY1 | 9 | I | Standby control input for Channel 1. It can be switched into standby mode by grounding the STBY1 pin. |
| STBY2 | 10 | I | Standby control input for Channel 2. It can be switched into standby mode by grounding the STBY2 pin. |
| TRIP1 | 25 | I | External resistor connection for Channel 1 output current protection control. |
| TRIP2 | 23 | I | External resistor connection for Channel 2 output current protection control. |
| VCC | 24 | I | Supply voltage input |
| VLSD | 21 | I | Supply voltage input for low side driver. Typically connected to VREF5 with R-C filter when V_{VCC} is between 6.5V and 15V and connected to VCC with filter when V_{VCC} is between 4.5 V and 5.5 V. |
| VREF5 | 22 | O | 5V linear regulator output. When V_{VCC} is between 4.5V and 5.5V should be connected to VCC. |

FUNCTIONAL BLOCK DIAGRAM



UDG-03105

FUNCTIONAL DESCRIPTION

INPUT VOLTAGE RANGE

TPS5124 supports two input voltage ranges. When V_{VCC} is between 6.5 V and 15 V, VLSD is connected to VREF5 with R-C filter (see Figure 1). When V_{VCC} is between 4.5 V and 5.5 V, VLSD is connected to VCC with R-C filter and VREF5 is connected to VCC. (see Figure2).

REFERENCE VOLTAGE (0.85 V)

This 0.85-V reference voltage is used to set the output voltage and the reference for the overvoltage and undervoltage protections. This reference voltage is dropped down from the internal 5V regulator.

PWM OPERATION

TPS5124 includes dual synchronous buck regulator controllers (SBRC) that operate 180° out of phase and same frequency. Both channels have individual standby and softstart controller.

5-V REGULATOR

An internal linear voltage regulator is used for the reference voltage and power supply of internal circuit. When this regulator is connected to the VLSD pin, it is used for powering the low-side driver and powering the high-side driver through the built-in bootstrap diode or external bootstrap circuit. It is active if either STBY1 or STBY2 is HIGH and has a tolerance of 4 %.

ERROR AMPLIFIER

Each channel has its own error amplifier to regulate the output voltage of the synchronous buck converter. The unity gain bandwidth is 2.5 MHz. This decreases the amplifier delay during fast load transients and contributes to a fast transient response.

LOW-SIDE DRIVER

The low-side driver is designed to drive high current and low $R_{DS(on)}$ N-channel MOSFET(s). The maximum drive voltage is 5 V from the VLSD pin. The current rating of the driver is typically 1.5 A at source and sink.

HIGH-SIDE DRIVER

The high-side driver is designed to drive high current and low $R_{DS(on)}$ N-channel MOSFET(s). The current rating of the driver is 1.2 A (typ.) at source and sink. When configured as a floating driver a bias voltage is delivered from the VSLD pin through built-in bootstrap diode or external bootstrap circuit. When the MOSFET needs high gate threshold voltage, it is useful to add the external schottky diodes which provide a higher voltage for the gate drive than using the built-in diodes. The instantaneous drive current is supplied by the flying capacitor between the LH and LL pins since a bias power supply does not usually have low impedance. The maximum voltage between the OUTx_U and LLx pins is about 5.5 V when the VSLD pin is connected to the VREF5 pin. The maximum voltage that can be applied between the LH and OUTGND pins is 22 V.

DEAD-TIME

The internally defined dead-time prevents shoot-through current flowing through the main power MOSFETs during switching transitions.

FUNCTIONAL DESCRIPTION

OVER CURRENT PROTECTION (OCP)

Over current protection (OCP) is achieved by comparing the drain-to-source voltage of the high-side and low-side MOSFET to a set-point voltage, which is defined by both the internal current source, I_{TRIP} , and the external resistor connected between the VCC and TRIP pins. I_{TRIP} has a typical value of 13 μ A at 25°C. When the low-side MOSFET's drain-to-source voltage exceeds the set-point voltage during low-side conduction, the high-side current comparator becomes active, and the low-side on pulse is extended until this voltage comes back below the threshold. If the set-point voltage is exceeded during high-side conduction in the following cycle, the current limit circuit terminates the high-side driver pulse. Together this action has the effect of decreasing the output voltage until the under voltage protection circuit is activated to latch both the high-side and low-side drivers OFF. In the TPS5124, trip current (I_{TRIP}) has a temperature coefficient of 3400 ppm/°C in order to compensate for temperature drift of the MOSFET on-resistance.

OVER VOLTAGE PROTECTION (OVP)

For over voltage protection (OVP), the TPS5124 monitors the INV pin voltage. When the INV pin voltage is higher than 0.95 V (0.85 V +12%), the OVP comparator output goes low and the SCP timer starts to charge an external capacitor connected to SCP pin. After a set time, the SCP circuit latches the high-side MOSFET driver to OFF state and low-side MOSFET drivers to ON state. The timer source current for the OVP latch is 8 μ A(typ.), and the time-up voltage is 1.185 V (typ.). The OVP timer is designed to be five times faster than the under voltage protection timer described below.

UNDER VOLTAGE PROTECTION (UVP)

For under voltage protection (UVP), the TPS5124 monitors the INV pin voltage. When the INV pin voltage is lower than 0.66 V (0.85 V – 22%), the UVP comparator output goes low, and the SCP timer starts to charge the external capacitor connected to SCP pin. Also, when the current comparator triggers the OCP, the UVP comparator detects the under voltage output and starts the SCP capacitor charge, too. After a set time, the SCP circuit latches both of the MOSFET drivers to the OFF state. The timer latch source current for UVP is 1.6 μ A (typ.), and the time-up voltage is also 1.185 V (typ.).

SCP (TIMER)

When an OVP or UVP comparator output goes low, the SCP circuit starts to charge the SCP capacitor. If the SCP pin voltage goes beyond a constant level, the TPS5124 latches the MOSFET drivers. At this time, the state of MOSFET is different depending on the OVP alert and the UVP alert. The enable time used to latch the MOSFET drivers is decided by the value of the SCP capacitor. The charging constant current value depends on whether it is an OVP alert or a UVP alert as shown in the following equation:

$$I_{SCP(ovp)} = I_{SCP(uvp)} \times 5 \quad (1)$$

SOFT START

Soft-start ramp up of the SBRC is controlled by the SSx pin voltage. After the STBY pin is raised to a HIGH level, an internal current source charges up an external capacitor connected between the SSx and GND pins. The soft-start time is easily calculated by the supply current and the capacitance value.

FUNCTIONAL DESCRIPTION

STANDBY

The SBRC controller can be switched into standby mode separately by grounding STBY pin.

Table 1. Standby Logic

| STBY1 | STBY2 | SBRC (CH1) | SBRC (CH2) | 5-V REGULATOR |
|-------|-------|------------|------------|---------------|
| L | L | DISABLED | DISABLED | DISABLED |
| L | H | DISABLED | ENABLED | ENABLED |
| H | L | ENABLED | DISABLED | ENABLED |
| H | H | ENABLED | ENABLED | ENABLED |

UNDERVOLTAGE LOCK OUT (UVLO)

For undervoltage lock out (UVLO), the TPS5124 monitors VREF5 voltage. When the VREF5 voltage decreases below about 4.1 V, the output stages of both SBRC are turned off. This state is not latched and the operation recovers immediately after the input voltage becomes higher than about 4.2 V again. The typical hysteresis voltage is 40 mV.


PHASE INVERTER

The SBRC (CH2) of the TPS5124 operates in the same phase as the internal triangular oscillator output while the SBRC (CH1) operates 180° out of phase. When the SBRC (CH1) and the SBRC (CH2) share the same input power supply, the TPS5124 reduces input current ripple and enables the input capacitor value smaller.


OSCILLATOR

TPS5124 has a triangle oscillator generator internal to the device. The oscillation frequency is set by the size of the capacitor connected to the CT pin.

APPLICATION INFORMATION

Figure 1. Simplified Application Schematic ($V_{IN} = 12\text{ V[typ]}$)

APPLICATION INFORMATION

Figure 2. Simplified Application Schematic ($V_{IN} = 5\text{ V[typ]}$)

APPLICATION INFORMATION




Figure 3




Figure 4




Figure 5




Figure 6

APPLICATION INFORMATION




Figure 7




Figure 8




Figure 9




Figure 10

APPLICATION INFORMATION


SCP DELAY TIME
vs
SCP CAPACITANCE

Figure 11



SOFT-START TIME
vs
SOFT-START CAPACITANCE

Figure 12

DBT (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

30 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com