

BiCMOS Advanced Phase Shift PWM Controller

FEATURES

- Programmable Output Turn-on Delay
- Adaptive Delay Set
- Bidirectional Oscillator Synchronization
- Capability for Voltage Mode or Current Mode Control
- Programmable Soft Start/Soft Stop and Chip Disable via a Single Pin
- 0% to 100% Duty Cycle Control
- 7MHz Error Amplifier
- Operation to 1MHz
- Low Active Current Consumption (5mA Typical @ 500kHz)
- Very Low Current Consumption During Undervoltage Lock-out (150μA typical)


DESCRIPTION

The UCC3895 is a phase shift PWM controller that implements control of a full-bridge power stage by phase shifting the switching of one half-bridge with respect to the other. It allows constant frequency pulse-width modulation in conjunction with resonant zero-voltage switching to provide high efficiency at high frequencies. The part can be used either as a voltage mode or current mode controller.

While the UCC3895 maintains the functionality of the UC3875/6/7/8 family and UC3879, it improves on that controller family with additional features such as enhanced control logic, adaptive delay set, and shutdown capability. Since it is built in BCDMOS, it operates with dramatically less supply current than its bipolar counterparts. The UCC3895 can operate with a maximum clock frequency of 1MHz.

The UCC3895 and UCC2895 are offered in the 20 pin SOIC (DW) package, 20 pin PDIP (N) package, 20 pin TSSOP (PW) package, and 20 pin PLCC (Q). The UCC1895 is offered in the 20 pin CDIP (J) package, and 20 pin CLCC package (L).

SIMPLIFIED APPLICATION DIAGRAM



ABSOLUTE MAXIMUM RATINGS


| | |
|--|-------------------|
| Supply Voltage ($I_{DD} < 10\text{mA}$) | 17V |
| Supply Current | 30mA |
| REF current | 15mA |
| OUT Current | 100mA |
| Analog inputs | |
| (EAP, EAN, EAOUT, RAMP, SYNC, ADS, CS, SS/DISB) | –0.3V to REF+0.3V |
| Power Dissipation at $T_A=+25^\circ\text{C}$ (N Package) | 1W |
| Power Dissipation at $T_A=+25^\circ\text{C}$ (D Package) | 650mW |
| Storage Temperature | –65°C to +150°C |
| Junction Temperature | –55°C to +125°C |
| Lead Temperature (soldering, 10 sec) | +300°C |

Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of package.

TEMPERATURE & PACKAGE SELECTION TABLE


| | TEMPERATURE RANGE | PACKAGE SUFFIX |
|---------|-------------------|----------------|
| UCC1895 | –55°C to +125°C | J, L |
| UCC2895 | –40°C to +85°C | DW, N, PW, Q |
| UCC3895 | 0°C to +70°C | DW, N, PW, Q |

ORDERING INFORMATION




CONNECTION DIAGRAMS

DIL-20,c SOIC-20, TSSOP-20 (TOP VIEW) J or N Package, DW Package, PW Package



PLCC-20, CLCC-20 (TOP VIEW) Q Package, L Package



ELECTRICAL CHARACTERISTICS: Unless otherwise specified, $V_{DD}=12\text{V}$, $R_T=82\text{k}\Omega$, $C_T=220\text{pF}$, $R_{DELAB}=10\text{k}\Omega$, $R_{DELCD}=10\text{k}\Omega$, $C_{REF}=0.1\mu\text{F}$, $C_{VDD}=1.0\mu\text{F}$, no load at outputs. $T_A = T_J$. $T_A = 0^\circ\text{C}$ to 70°C for UCC3895x, -40°C to $+85^\circ\text{C}$ for UCC2895x, and -55°C to $+125^\circ\text{C}$ for UCC1895x.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------|------------------------|------|------|------|---------------|
| UVLO Section | | | | | |
| Start Threshold | | 10.2 | 11 | 11.8 | V |
| Stop Threshold | | 8.2 | 9 | 9.8 | V |
| Hysteresis | | 1.0 | 2.0 | 3.0 | V |
| Supply Current | | | | | |
| Start-up Current | $V_{DD} = 8\text{V}$ | | 150 | 250 | μA |
| I_{DD} Active | | | 5 | 6 | mA |
| V_{DD} Clamp Voltage | $I_{DD} = 10\text{mA}$ | 16.5 | 17.5 | 18.5 | V |

UCC1895
UCC2895
UCC3895

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD=12V, RT=82kΩ, CT=220pF, RDELAB=10kΩ, RDELCD=10kΩ, CREF=0.1μF, CVDD=1.0μF, no load at outputs. TA = TJ. TA = 0°C to 70°C for UCC3895x, -40°C to +85°C for UCC2895x, and -55°C to +125°C for UCC1895x.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--|---|-------|-------|-------|-------|
| Voltage Reference Section | | | | | |
| Output Voltage | TJ = 25°C | 4.94 | 5.00 | 5.06 | V |
| | 10V < VDD < 17.5V, 0mA < IREF < 5mA, Temperature | 4.85 | 5 | 5.15 | V |
| Short Circuit Current | REF = 0V, TJ = 25°C | 10 | 20 | | mA |
| Error Amplifier Section | | | | | |
| Common Mode Input Voltage Range | | -0.1 | | 3.6 | V |
| Offset Voltage | | -7 | | 7 | mV |
| Input Bias Current (EAP, EAN) | | -1 | | 1 | μA |
| EAOUT VOH | EAP-EAN = 500mV, IEAOUT= -0.5mA | 4.0 | 4.5 | 5.0 | V |
| EAOUT VOL | EAP-EAN = -500mV, IEAOUT= 0.5mA | 0 | 0.2 | 0.4 | V |
| EAOUT Source Current | EAP-EAN = 500mV, EAOUT= 2.5V | 1.0 | 1.5 | | mA |
| EAOUT Sink Current | EAP-EAN = -500mV, EAOUT= 2.5V, (Note 4) | 2.5 | 4.5 | | mA |
| Open Loop DC Gain | | 75 | 85 | | dB |
| Unity Gain Bandwidth | (Note 3) | 5.0 | 7.0 | | MHz |
| Slew Rate | EAN from 1V to 0V, EAP = 500mV, EAOUT from 0.5V to 3.0V, (Note 3) | 1.5 | 2.2 | | V/μs |
| No Load Comparator Turn-Off Threshold | | 0.45 | 0.50 | 0.55 | V |
| No Load Comparator Turn-On Threshold | | 0.55 | 0.60 | 0.69 | V |
| No Load Comparator Hysteresis | | 0.035 | 0.100 | 0.165 | V |
| Oscillator Section | | | | | |
| Frequency | TJ = 25°C | 473 | 500 | 527 | kHz |
| Total Variation | Line, Temperature (Note 3) | | 2.5 | 5 | % |
| SYNC VIH | | 2.05 | 2.10 | 2.25 | V |
| SYNC VIL | | 1.85 | 1.90 | 1.95 | V |
| SYNC VOH | ISYNC = -400μA, CT = 2.6V | 4.1 | 4.5 | 5.0 | V |
| SYNC VOL | ISYNC = 100μA, CT = 0V | 0.0 | 0.5 | 1.0 | V |
| SYNC Output Pulse Width | SYNC Load = 3.9kΩ and 30pF in parallel | | 85 | 135 | ns |
| RT Voltage | | 2.9 | 3 | 3.1 | V |
| CT Peak Voltage | | 2.25 | 2.35 | 2.50 | V |
| CT Valley Voltage | UCC2895, UCC3895 | 0.0 | 0.2 | 0.4 | V |
| CT Valley Voltage | UCC1895 | 0.0 | 0.2 | 0.6 | V |
| PWM Comparator Section | | | | | |
| EAOUT to RAMP Input Offset Voltage | RAMP = 0V, DELAB = DELCD = REF | 0.72 | 0.85 | 1.05 | V |
| Minimum Phase Shift (OUTA to OUTC, OUTB to OUTD) | RAMP = 0V, EAOUT = 650mV (Note 1) | 0.00 | 0.85 | 1.40 | % |
| RAMP to OUTC/OUTD Delay | RAMP from 0V to 2.5V, EAOUT = 1.2V, DELAB = DELCD = REF (Note 2) | | 70 | 120 | ns |
| RAMP Bias Current | RAMP < 5V, CT < 2.2V | -5 | | 5 | μA |
| RAMP Sink Current | RAMP = 5V, CT < 2.6V | 12 | 19 | | mA |
| Current Sense Section | | | | | |
| CS Bias Current | 0 < CS, 2.5V, 0 < ADS < 2.5V | -4.5 | | 20 | μA |
| Peak Current Threshold | | 1.90 | 2.00 | 2.10 | V |
| Overcurrent Threshold | | 2.4 | 2.5 | 2.6 | V |
| CS to Output Delay | CS from 0 to 2.3V, DELAB = DELCD = REF | | 75 | 110 | ns |

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, VDD=12V, RT=82kΩ, CT=220pF, RDELAB=10kΩ, RDELCD=10kΩ, CREF=0.1μF, CVDD=1.0μF, no load at outputs. TA = TJ. TA = 0°C to 70°C for UCC3895x, -40°C to +85°C for UCC2895x, and -55°C to +125°C for UCC1895x.


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|---------------------------------|------|------|------|-------|
| Soft Start/Shutdown Section | | | | | |
| Soft Start Source Current | SS/DISB = 3.0V, CS < 1.9V | -40 | -35 | -30 | μA |
| Soft Start Sink Current | SS/DISB = 3.0V, CS > 2.6V | 325 | 350 | 375 | μA |
| Soft Start/Disable Comparator Threshold | | 0.44 | 0.50 | 0.56 | V |
| Delay Set Section | | | | | |
| DELAB/DELCD Output Voltage | ADS = CS = 0V | 0.45 | 0.50 | 0.55 | V |
| | ADS = 0V, CS = 2.0V | 1.9 | 2.0 | 2.1 | V |
| Output Delay | ADS = CS = 0V (Notes 2 and 3) | 450 | 525 | 600 | ns |
| ADS Bias Current | 0V < ADS < 2.5V, 0V < CS < 2.5V | -20 | | 20 | μA |
| Output Section | | | | | |
| VOH (all outputs) | IOUT = -10mA, VDD to Output | | 250 | 400 | mV |
| VOL (all outputs) | IOUT = 10mA | | 150 | 250 | mV |
| Rise Time | CLOAD = 100pF, (Note 3) | | 20 | 35 | ns |
| Fall Time | CLOAD = 100pF, (Note 3) | | 20 | 35 | ns |

Note 1: Minimum phase shift is defined as followed:

$$\Phi = 200 \cdot \frac{t_{f(OUTA)} - t_{f(OUTC)}}{t_{PERIOD}} \text{ Or}$$

$$\Phi = 200 \cdot \frac{t_{f(OUTB)} - t_{f(OUTD)}}{t_{PERIOD}} \text{ where}$$


t_{f(OUTA)} = falling edge of OUTA signal
t_{f(OUTB)} = falling edge of OUTB signal
t_{f(OUTC)} = falling edge of OUTC signal
t_{f(OUTD)} = falling edge of OUTD signal
t_{PERIOD} = period of OUTA or OUTB signal



Same applies to OUTB and OUTD

Note 2. Output delay is measured between OUTA/OUTB or OUTC/OUTD. Output delay is defined as shown below, where:

t_{f(OUTA)} = falling edge of OUTA signal
t_{r(OUTB)} = rising edge of OUTB signal



Same applies to OUTC and OUTD

Note 3: Ensured by design. Not 100% tested in production.

Note 4: For UCC1895, MIN limit is 2.2 mA at -55°C

PIN DESCRIPTIONS

ADS: Adaptive Delay Set. This function sets the ratio between the maximum and minimum programmed output delay dead time. When the ADS pin is directly connected to the CS pin, no delay modulation occurs. The maximum delay modulation occurs when ADS is grounded. In this case, delay time is four times longer when CS = 0 than when CS = 2.0V (the Peak Current threshold), ADS changes the output voltage on the delay pins DELAB and DELCD by the following formula:

$$V_{\text{DEL}} = [0.75 \cdot (V_{\text{CS}} - V_{\text{ADS}})] + 0.5\text{V}$$

where V_{CS} and V_{ADS} are in Volts. ADS must be limited to between 0V and 2.5V and must be less than or equal to CS. DELAB and DELCD also will be clamped to a minimum of 0.5V.

EAOUT: Error Amplifier Output. It is also connected internally to the non-inverting input of the PWM comparator and the no-load comparator. EAOUT is internally clamped to the soft start voltage. The no-load comparator shuts down the output stages when EAOUT falls below 500mV, and allows the outputs to turn-on again when EAOUT rises above 600mV.

CT: Oscillator Timing Capacitor. (Refer to Fig. 1, Oscillator Block Diagram) The UCC3895's oscillator charges CT via a programmed current. The waveform on C_T is a sawtooth, with a peak voltage of 2.35V. The approximate oscillator period is calculated by the following formula:

$$t_{\text{OSC}} = \frac{5 \cdot R_T \cdot C_T}{48} + 120\text{ns}$$

where C_T is in Farads, and R_T is in Ohms and t_{OSC} is in seconds. C_T can range from 100pF to 880pF. Please note that a large C_T and a small R_T combination will result in extended fall times on the C_T waveform. The increased fall time will increase the SYNC pulse width, hence limiting the maximum phase shift between OUTA, OUTB and OUTC, OUTD outputs, which limits the maximum duty cycle of the converter.

CS: Current Sense. This is the inverting input of the Current Sense comparator and the non-inverting input of the Over-current comparator, and the ADS amplifier. The current sense signal is used for cycle-by-cycle current limiting in peak current mode control, and for overcurrent protection in all cases with a secondary threshold for output shutdown. An output disable initiated by an overcurrent fault also results in a restart cycle, called "soft stop", with full soft start.

DELAB, DELCD: Delay Programming Between Complementary Outputs. DELAB programs the dead time between switching of OUTA and OUTB, and DELCD programs the dead time between OUTC and OUTD. This delay is introduced between complementary outputs in the same leg of the external bridge. The UCC3895 allows the user to select the delay, in which the resonant switching of the external power stages takes place. Separate delays are provided for the two half-bridges to accommodate differences in resonant capacitor charging currents. The delay in each stage is set according to the following formula:

$$t_{\text{DELAY}} = \frac{(25 \cdot 10^{-12}) \cdot R_{\text{DEL}}}{V_{\text{DEL}}} + 25\text{ns}$$

where V_{DEL} is in Volts, and R_{DEL} is in Ohms and t_{DELAY} is in seconds. DELAB and DELCD can source about 1mA maximum. Choose the delay resistors so that this maximum is not exceeded. Programmable output delay can be defeated by tying DELAB and/or DELCD to REF. For an optimum performance keep stray capacitance on these pins at <10pF.

EAP: The non-inverting input to the error amplifier.

EAN: The inverting input to the error amplifier.

GND: Chip ground for all circuits except the output stages.

OUTA, OUTB, OUTC, OUTD: The 4 outputs are 100mA complementary MOS drivers, and are optimized to drive FET driver circuits. OUTA and OUTB are fully complementary, (assuming no programmed delay). They operate near 50% duty cycle and one-half the oscillating frequency. OUTA and OUTB are intended to drive one half-bridge circuit in an external power stage. OUTC and OUTD will drive the other half-bridge and will have the same characteristics as OUTA and OUTB. OUTC is phase shifted with respect to OUTA, and OUTD is phase shifted with respect to OUTB. Note that changing the phase relationship of OUTC and OUTD with respect to OUTA and OUTB requires other than the nominal 50% duty ratio on OUTC and OUTD during those transients.

PGND: Output Stage Ground. To keep output switching noise from critical analog circuits, the UCC3895 has 2 different ground connections. PGND is the ground connection for the high-current output stages. Both GND and PGND must be electrically tied together closely near the IC. Also, since PGND carries high current, board traces must be low impedance.

PIN DESCRIPTIONS (cont.)

RAMP: The Inverting Input of the PWM Comparator. This pin receives either the CT waveform in voltage and average current mode controls, or the current signal (plus slope compensation) in peak current mode control. An internal discharge transistor is provided on RAMP, which is triggered during the oscillator dead time.

RT: Oscillator Timing Resistor. (Refer to Fig. 1, Oscillator Block Diagram) The oscillator in the UCC3895 operates by charging an external timing capacitor, CT, with a fixed current programmed by R_T . R_T current is calculated as follows:

$$I_{RT} = \frac{3.0V}{R_T}$$

where R_T is in Ohms and I_{RT} is in Amperes. R_T can range from 40kΩ to 120kΩ. Soft start charging and discharging current are also programmed by I_{RT} .

SS/DISB: Soft Start/Disable. This pin combines the two independent functions.

Disable Mode: A rapid shutdown of the chip is accomplished by any one of the following: externally forcing SS/DISB below 0.5V, externally forcing REF below 4V, V_{DD} dropping below the UNLO threshold, or an overcurrent fault is sensed ($CS = 2.5V$).

In the case of REF being pulled below 4V or an UVLO condition, SS/DISB is actively pulled to ground via an internal MOSFET switch. If an overcurrent is sensed, SS/DISB will sink a current of $(10 \cdot I_{RT})$ until SS/DISB falls below 0.5V.

Note that if SS/DISB is externally forced below 0.5V the pin will start to source current equal to I_{RT} . Also note that the only time the part switches into the low I_{DD} current mode is when the part is in undervoltage lockout.

Soft Start Mode: After a fault or disable condition has passed, V_{DD} is above the start threshold, and/or SS/DISB falls below 0.5V during a soft stop, SS/DISB will switch to a soft start mode. The pin will now source current, equal to I_{RT} . A user-selected capacitor on SS/DISB determines the soft start (and soft-start) time. In addition, a resistor in parallel with the capacitor may be used, limiting the maximum voltage on SS/DISB. Note that SS/DISB will actively clamp the EAOUT pin voltage to approximately the SS/DISB pin voltage during both soft start, soft stop, and disable conditions.

SYNC: Oscillator Synchronization. (Refer to Fig. 1, Oscillator Block Diagram) This pin is bidirectional. When used as an output, SYNC can be used as a clock, which is the same as the chip's internal clock. When used as an input, SYNC will override the chip's internal oscillator and act as its clock signal. This bidirectional feature allows synchronization of multiple power supplies. The SYNC signal will also internally discharge the CT capacitor and any filter capacitors that are present on the RAMP pin. The internal SYNC circuitry is level sensitive, with an input low threshold of 1.9V, and an input high threshold of 2.1V. A resistor as small as 3.9kΩ may be tied between SYNC and GND to reduce the sync pulse width.

VDD: Power Supply. V_{DD} must be bypassed with a minimum of a 1.0μF low ESR, low ESL capacitor to ground.

REF: 5V, ±1.2% voltage reference. The reference supplies power to internal circuitry, and can also supply up to 5mA to external loads. The reference is shut down during undervoltage lock-out but is operational during all other disable modes. For best performance, bypass with a 0.1μF low ESR, low ESL capacitor to ground.

APPLICATION INFORMATION

Programming DELAB, DELCD, and the Adaptive Delay Set

The UCC3895 allows the user to set the delay between switch commands within each leg of the full bridge power circuit according to the following formula from the data sheet:

$$t_{DELAY} = \frac{(25 \cdot 10^{-12}) \cdot R_{DEL}}{V_{DEL}} + 25nsec$$

For this equation V_{DEL} is determined in conjunction with the desire to utilize (or not utilize) the adaptive delay set feature from the following formula:

$$V_{DEL} = [0.75 \cdot (V_{CS} - V_{ADS})] + 0.5V$$

The following diagram illustrates the resistors needed to program the delay periods and the adaptive delay set function.




Figure 1. Resistors needed in programming.

APPLICATION INFORMATION (CONT.)

The Adaptive Delay Set feature (ADS) allows the user to vary the delay times between switch commands within each of the converter's two legs. The delay time modulation is implemented by connecting ADS (pin 11) to CS, GND, or a resistive divider from CS to GND to set V_{ADS} . From the equation for V_{DEL} above, if ADS is tied to GND then V_{DEL} rises in direct proportion to V_{CS} , causing a decrease in t_{DELAY} as the load increases. In this condition the maximum value of V_{DEL} is 2V. If ADS is connected to a resistive divider between CS and GND the term $(V_{CS}-V_{DS})$ becomes smaller, reducing the level of V_{DEL} . This will decrease the amount of delay modulation. In the limit of ADS tied to CS, $V_{DEL}=0.5V$ and no delay modulation occurs. In the case with maximum delay modulation (ADS=GND), when the circuit goes from light load to heavy load the variation of V_{DEL} is from 0.5V to 2V. This causes the delay times to vary by a 4:1 ratio as the load is changed.

The ability to program an adaptive delay is a desirable feature because the optimum delay time is a function of the current flowing in the primary winding of the transformer, and can change by a factor of 10:1 or more as circuit loading changes. Reference [1] delves into the many interrelated factors for choosing the optimum delay times for the most efficient power conversion, and illustrates an external circuit to enable adaptive delay set us-

ing the UCC3879. Implementing this adaptive feature is simplified in the UCC3895 controller, giving the user the ability to tailor the delay times to suit a particular application with a minimum of external parts.




Figure 2. Resistors needed for programming.

[1] L. Balogh, "Design Review: 100W, 400kHz, DC/DC Converter With Current Doubler Synchronous Rectification Achieves 92% Efficiency," Unitrode Power Supply Design Seminar Manual, Unitrode Corporation, 1996, Topic 2.




Figure 3. UCC3895 timing diagram (no output delay shown).

APPLICATION INFORMATION (cont.)




Figure 4. Block diagram.

CIRCUIT DESCRIPTION




Figure 5. Oscillator block diagram.




Figure 6. Adaptive delay set block diagram.

CIRCUIT DESCRIPTION (cont.)




Figure 7. Delay block diagram (one delay block per output).

TYPICAL CHARACTERISTIC




Figure 8. Delay programming: characterizes the output delay between A/B, C/D.




Figure 10. Error amplifier gain/phase margin.




Figure 9. EAOUT to RAMP offset over temperature.




Figure 11. Frequency vs. RT/CT (oscillator frequency).

TYPICAL CHARACTERISTIC (cont.)




Figure 12. I_{DD} vs. V_{DD} / oscillator frequency (no output loading).




Figure 13. I_{DD} vs. V_{DD} / oscillator frequency (with 0.1nF output loads).

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| UCC1895J | ACTIVE | CDIP | J | 20 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| UCC1895L | ACTIVE | LCCC | FK | 20 | 1 | None | POST-PLATE | Level-NC-NC-NC |
| UCC2895DW | ACTIVE | SOIC | DW | 20 | 25 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC2895DWTR | ACTIVE | SOIC | DW | 20 | 2000 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC2895N | ACTIVE | PDIP | N | 20 | 20 | None | CU SNPB | Level-NA-NA-NA |
| UCC2895PW | ACTIVE | TSSOP | PW | 20 | 70 | None | CU NIPDAU | Level-2-220C-1 YEAR |
| UCC2895PWTR | ACTIVE | TSSOP | PW | 20 | 2000 | None | CU NIPDAU | Level-2-220C-1 YEAR |
| UCC2895PWTRG4 | PREVIEW | TSSOP | PW | 20 | 2000 | None | Call TI | Call TI |
| UCC2895Q | ACTIVE | PLCC | FN | 20 | 46 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC2895QTR | ACTIVE | PLCC | FN | 20 | 1000 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC3895DW | ACTIVE | SOIC | DW | 20 | 25 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC3895DWTR | ACTIVE | SOIC | DW | 20 | 2000 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC3895DWTRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| UCC3895N | ACTIVE | PDIP | N | 20 | 20 | None | CU SNPB | Level-NA-NA-NA |
| UCC3895PW | ACTIVE | TSSOP | PW | 20 | 70 | None | CU NIPDAU | Level-2-220C-1 YEAR |
| UCC3895PWTR | ACTIVE | TSSOP | PW | 20 | 2000 | None | CU NIPDAU | Level-2-220C-1 YEAR |
| UCC3895PWTRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UCC3895Q | ACTIVE | PLCC | FN | 20 | 46 | None | CU SNPB | Level-2-220C-1 YEAR |
| UCC3895QTR | ACTIVE | PLCC | FN | 20 | 1000 | None | CU SNPB | Level-2-220C-1 YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|------------------|--|
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |

Applications

| | |
|--------------------|--|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265