|
|||||||||||
| 技术交流 | 电路欣赏 | 工控天地 | 数字广电 | 通信技术 | 电源技术 | 测控之家 | EMC技术 | ARM技术 | EDA技术 | PCB技术 | 嵌入式系统 驱动编程 | 集成电路 | 器件替换 | 模拟技术 | 新手园地 | 单 片 机 | DSP技术 | MCU技术 | IC 设计 | IC 产业 | CAN-bus/DeviceNe |
Two Bipolar Transistors Form A Low-Cost Solar-Array Emulator |
| 作者：21IC 栏目：电路欣赏 |
Polar-array SYSTEMs are becoming a very important energy source. Today, they're being used in numerous applications where mains POWER isn't available or clean energy generation is preferred. To determine the electrical and physical characteristics of the whole SYSTEM, it's a GOOD idea to use an experimental setup. It comes in handy when defining the solar-panel MODEL and checking the POWER-conditioning SYSTEM while its main parameters are varied. The CIRCUIT presented here can be used as a very low-cost CIRCUIT for testing purposes. This eliminates the need for commercial solar emulators, which are expensive, not very common, and used ONLY in specific areas. The I-V characteristic of a solar panel can be mathematically MODELed by Equation 1 as a current source with two independent terms. An ideal constant current appears in the low-voltage regime, and an exponential term dominates the high-voltage region, keeping the current in the panel low.  n equation 1, ISA is the solar-array current, ISC is the short-CIRCUIT current, IS is the saturation current, A is the shaping factor, and VSA is the solar-array voltage.  Figure 1 depicts a simple CIRCUIT topology for solar-panel MODELing, with three variable RESISTORs that permit adjusting for the most important parameters: R1 for ISC, R2 for series resistance, and R3 for the voltage at the maximum POWER point, VMPP. Figure 2 shows an I-V experimental curve obtained from a small prototype. The CIRCUIT implements an equivalent current source using two TRANSISTORs and a DIODE, which actually form a CIRCUIT with two topological states. Q1 forms a constant-current source that defines ISC, and Q2 is used to subtract an exponential term of the current when the solar-array voltage goes beyond VMPP, as shown in Figure 2. Finally, DIODE D protects Q2 for high reverse voltage in the emitter-base junction and MODELs the effect of current decrease in the flat region.  n the first operating region, Q1 is working in its LINEAR region, whereas Q2 is off and DIODE D is on. Under these conditions, ISA is given by:  VTH2 and RTH2 are deduced from the Thevenin equivalent CIRCUIT in the base of Q2, VB1 is the base voltage in Q1, and VEB1 is the emitter-base voltage in Q2. When the voltage increases in the solar array, DIODE D is blocked and Q2 starts to drive current from a starting point that's fixed by the VTH2 voltage. Assuming the Ebers-Moll MODEL for a bipolar TRANSISTOR, the current in that region is given by:  In Equation 3, IES2 is the inverse saturation current of the emitter-base junction, and VEB2 is Q2's emitter-base voltage. Also, R2, which can be used to adjust the slope of the I-V characteristic, represents the series RESISTOR that appears in a more complex solar-cell MODEL. Voltage at the solar-panel's maximum POWER point is easily deduced by:  |
|
|
| 免费注册为维库电子开发网会员，参与电子工程师社区讨论，点此进入 |
Copyright © 1998-2006 www.dzsc.com 浙ICP证030469号 |