ENH050QA1-320/450/600

White Electronic Designs \_\_\_\_\_ DISPLAY SYSTEMS DIVISION

#### ENH050QA1-320/450/600 Color TFT-LCD Module Features GENERAL DESCRIPTION

WEDC provides optically enhanced solutions to the standard Sharp LQ5AW136 color active matrix LCD module. The first enhancement is an index matching (IM) film lamination to the front surface of the display polarizer.

The IM film is available in two surface treatments - IM/Clear and IM/110 (a 10% diffusion). The second enhancement is the incorporation of a reflective polarizer (RP) to improve brightness by up to 40%. The third enhancement is the addition of prism films (RPp) further increasing the brightness of the display. The module accepts full color video signals conforming to the NTSC(M) and PAL(G-B) system standards.

It can withstand an intense environment, the online dimension is suitable for an automotive display, compact size, compatible with 2DIN size.

WEDC assumes no responsibility for any damage resulting from the use of the device which does not comply with the instructions and the precautions specified in these specification sheets. WEDC does assume the responsibility for the warranty of the enhanced product.

## **FEATURES**

- Dual mode type. [NTSC(M) and PAL(B-G) standards]
- MBK-PAL enables the 234-scanning lines panel to display a picture with virtually 273-scanning lines.
- TFT-active matrix-LCD drive system with high contrast.
- 74,800 pixels (RBG Stripe configurations and full color) 5" diagonal size.

- Slim, lightweight and compact
  - 1 Active area/Outline area=70%
  - 2. Thickness: 16.5mm
  - 3. Mass: 200g (Max)
- Built-in video interface circuit and control circuit responsive to two sets of standard RGB analog video signals.
- Reduced refleciton as a resuld of low reflectance Black-Matrix and Index Matching (IM) film lamination. IM is available in two surface treatments, IM/Clear (glossy) and IM/110 (10% diffusion).
- It is possible to use both the simultaneous and the independent time sampling.
- An external clock mode is available.
- Optical viewing angle: wide view angle (6 o'clock direction.) (Customer can use this module as a 12 o'clock viewing direction type by using a display rotating function to rotate right/left and up/down scanning direction electrically.)
- This module includes a high luminance edge light that is excellent at low temperature.
- It is possible to use the dimming frequency (PWM) for backlight.

## CONSTRUCTION AND OUTLINE

- Outline dimensions of TFT-LCD module: See Fig. 3
- The module consists of a TFT-LCD panel, driver IC's control PWB mounted with electronic circuits, edge light, frame, front and rear shielding cases. (Backlight driving DC/AC inverter is not built in the module.)

Parameter	Specifications	Units					
Display Format	74,800	pixels					
	960 (W) x RGB x 234 (H)	dots					
Active Area	102.2 (W) x 74.8 (H)	mm					
Screen Size (Diagonal)	13 (5")	cm					
Dot Pitch	0.1065 (W) x 0.3195 (H)	mm					
Dot Configuration	RGB Stripe configuration	-					
Outline Dimension (1) 126.8 (W) x 89.6 (H) x 16.5 (I		mm					
Mass	200 (Max)	g					

1

**MECHANICAL SPECIFICATIONS** 

Note: This measurement is typical, and see Fig. 3 for details.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

January 2006

Original specifications created by Sharp.

White Electronic Designs \_\_\_\_\_ DISPLAY SYSTEMS DIVISION

# INPUT TERMINALS AND THEIR DESCRIPTIONS

TTL-LCD Panel Driving Section (Hi means digital input voltage, Lo means GND.)

Pin No.	Symbol	I/O	Description	Remarks
1	HSY	I, O	Input/Output horizontal sync. signal (low active)	(1)
2	VSY	I, O	Input/Output vertical sync. signal (low active)	(2)
3	PWM	0	Terminal for output PWM of dimming back light	(3)
4	NTP		Terminal for display mode change of NTSC and PAL	(4)
5	HRV	I	Turning the direction of horizontal scanning	(5)
6	VRV	I	Turning the direction of vertical scanning	(6)
7	VSW	I	Selection signal of two sets of video signals	(7)
8	SAM		Terminal for sampling mode change	(8)
9	Vcdc		DC bias voltage adjusting terminal of common electrode driving signal	(9)
10	VSH		Positive power supply voltage	
11	VBS		Composite video signal of sync. seperator	(10)
12	BRT		Brightness adjusting terminal	(11)
13	VR1	I	Color video signal (Red) 1	Positive (On when VSW=Hi.)
14	VG1	I	Color video signal (Green) 1	1
15	VB1	I	Color video signal (Blue) 1	1
16	VSL	I	Negative power supply voltage	
17	VR2	I	Color video signal (Red) 2	Positive (On when VSW=Lo.)
18	VG2	I	Color video signal (Green) 2	1
19	VB2	I	Color video signal (Blue) 2	↑ (
20	GND		Ground	
21	СКС		Change the input/output direction of CK, HSY and VSY.	(12)
22	СК	I, O	Input/Output clock signal	(13)

Note:

If CKC='Hi', this terminal outputs horizontal sync. signal in phase with VBS. 1.

If CKC='Lo', this terminal will be external horizontal sync. input terminal.

If CKC='Hi', this terminal outputs vertical sync. signal in phase with VBS. 2.

If CKC='Lo', this terminal will be external vertical sync. input terminal.

PWM signal is used for the PWM dimming frequency and it is easy to get PWM signal dimming by combining both HSY and PWM signals. But use this PWM signal in case of 3. input standard NTSC or PAL signal.

4. This terminal is to switch the display mode, and it is NTSC mode when NTP is 'High' and is PAL mode when NTP is 'Low'.

When this terminal is 'High', it will be normal and when it is 'Low', it will display reversely on the horizontal direction. 5.

6. When this terminal is 'High', it will be normal and when it is 'Low', it will display reversely on the vertical direction.

7. This terminal is to switch input for groups of RGB color video signals, and Input 1 (No. 13 to 15) is selected when VSW is 'High' and Input 2 (No. 17 to 19) is selected when VSW is 'Low'

8. This terminal switches to sampling mode. It is the independent data-sampling timing at RGB dot when SAM is 'High' and it is the simultaneous data-sampling timing at RGB dots when SAM is 'Low'

9. This terminal is applicable to the DC bias voltage adjusting terminal of the common electrode driving signal. If power supply voltage is typical, it is not necessary to re-adjust it. So, Use it in the open condition. However, in the case that the power supply voltage is changed, or power supply voltage is reduced, adjust it externally to get the best contrast with a resistor that is added to this terminal, or semi-fixed resistor, VCDC in module. A recommended circuit is shown in Fig. 5.

10. The sync. signal which will be input, is negative polarity and is applicable to standard composite sync. signal, negative one in the same pulse level.

DC voltage supplied to this terminal, makes the brightness of the screen adjustable, which is the black level of the video signal. Although this is adjusted in the time of delivery to 11. get the best display in the condition of the open terminal, it is also able to be re-adjusted externally with a resistor that can be added to this terminal, or a semi-fixed resistor, BRT, in module. A recommended circuit is shown in Fig. 5.

12. CKC-'Hi', CK.HSY.VSY terminals are output mode. CKC='Lo': CK. HSY. VSY terminals are input mode.

13. If CKC='Hi', this terminal outputs the clock for sure drivers. If CKC='Lo', this terminal will be the external clock input terminal.

White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. January 2006 2

Rev. 1



### FUNCTIONAL MACHINE AND INPUT/OUTPUT MODE

	СКС	="Hi"	CKC="Lo"		
Terminal	SAM="Hi" SAM="Lo"		SAM="Hi"	SAM="Lo"	
HSY	Output	Output	Input	Input	
VSY	Output	put Output I		Input	
СК	Output "Dot Clock"	Output "Pixel Clock"	Input "Dot Clock"	Input "Pixel Clock"	

### **BACKLIGHT DRIVING SECTION**

Terminal	No.	Symbol	I/O	Function
CN1	1	VL1	I	Input terminal (Hi voltage side) [14]
	2	NC	-	Non connection
	3	VL2	I	Input terminal (low voltage side)

Note:

14. Low Voltage side of DC/AC inverter for backlight driving connects with Ground of inverter circuit.

### **ABSOLUTE MAXIMUM RATINGS** $GND = OV, t_A = 25^{\circ}C$

Parameter	Symbol	MIN	MAX	Unit	
Positive power supply voltage		V <sub>SH</sub>	-0.3	+9.0	V
Negative power supply voltage		VsL	-6.0	+0.3	V
Analog input signals (1)		Vi	-	2.0	Vp-p
Digital input/output signals (2)		Vi	-0.3	+5.4	V
DC bias voltage of common electro	de driving signal	V <sub>CDC</sub>	VsL	V <sub>SH</sub>	V
Brightness adjusting terminal		VBRT	0	+5.1	V
Storage temperature (3)		tsтg	-30	85	°C
Operating temperature (3, 4)	surface of panel	Top1	-30	85	°C
	environment	Top2	-30	60	°C

Notes:

1. VBS, VR1, VG2, VB1, VR2, VG2, VB2 terminals (Video signal)

2. NTP, HRV, VRV, SAM, VSW, HSY, VSY, CKC, CK terminals

The temperature of all parts in module should not exceed this rating. Maximum wet-bulb temperature should be less than 58°C. No dew condensation. 3.

WHITE ELECTRONIC DESIGNS ENH050QA1-320/450/600

# **ELECTRICAL CHARACTERISTICS** RECOMMENDED OPERATING CONDITIONS

rise time         Input vertical sync.         freq.         NTSC           component         freq.         NTSC         PAL           pulse         width         PAL         PAL           pulse         width         Fall time         Input vertical sync.         PAL           Input clock         frequency         Input vertical sync.         Input vertical sync. <th>Symbol</th> <th>MIN</th> <th>TYP</th> <th>MAX</th> <th>Unit</th> <th>Rei</th> <th>narks</th>	Symbol	MIN	TYP	MAX	Unit	Rei	narks
Analog input voltage Analog input voltage Analog input voltage Digital Input voltage Digital output voltage Digita	VsH	+7.8	+8.0	+8.2	V	(1)	
Analog input voltage Analog input voltage Analog input voltage Digital Input voltage Digital luput voltage Digital output vertical sync. Digital output voltage Digital output voltage Digital output voltage Digital output voltage Digital output vertical sync.) Digital output voltage Digital output vertical sync.) Digital output voltage Digital output vertical sync.) Digital output voltage Digital output vertical sync.) Digital output	VsL	-5.2	-5.0	-4.8	V		
DC component       DC component         Digital Input voltage       High level       Input voltage         Digital output voltage       High level       Input voltage         Digital output voltage       High level       Input voltage         Digital output voltage       High level       Input voltage         Output clock       Duty cycle       Difter capability         Drive capability       Input horizontal sync.       freq.       NTSC         component       freq.       NTSC       PAL         pulse       NTSC       PAL       PAL         pulse       NTSC       PAL       PAL         pulse width       freq.       NTSC       PAL         Input vertical sync.       freq.       NTSC       PAL         pulse width       rise time       Fall time       Input cock       PAL         Input clock       frequency       Input cock       Frequency       Input cock         High width       Low width       Input se time       Inpulse width       Inpulse width	V <sub>BS</sub>	0.7	1.0	2.0	Vp-p		Input resistor i
Digital Input voltage High level Low level Histeresis Digital output voltage High level Low level Duty cycle Duty cycle Drive capability Input horizontal sync. component  freq. Input vertical sync. component  freq. Input vertical sync. component  Input vertical sync. Input vertical sync. Input vertical sync.)  Input vertical sync.)  Determine  Input vertical sync.)  Determine	VI	-	0.7	-	Vp-p	(2)	over 10kΩ.
Digital Input voltage High level Low level Histeresis Digital output voltage High level Low level Duty cycle Duty cycle Drive capability Input horizontal sync. component  freq. Input vertical sync. component  freq. Input vertical sync. component  Input vertical sync. Input vertical sync. Input vertical sync.)  Input vertical sync.)  Determine  Input vertical sync.)  Determine	VIDC	-1.0	0	-1.0	V	(3)	
Low level	VIH	-3.7	-	+5.1	V	Input resistor is	over 10kQ (4)
HisteresisDigital output voltageHigh levelImage: Colspan="2">Image: Colspan="2"Dutput clockDuty cycleDive capabilityImage: Colspan="2"Dutput horizontal sync. componentfreq.NTSCPALpulse widthNTSCPALImage: Colspan="2"Input horizontal sync. componentfreq.NTSCPALpulse widthNTSCPALImage: Colspan="2"Input vertical sync. componentfreq.NTSCPALpulse widthfreq.NTSCImage: Colspan="2"Input vertical sync. componentfrequencyImage: Colspan="2"Image: Colspan="2"Input clockfrequencyImage: Colspan="2"Image: Colspan="2"Input SY (Horizontal sync.)Image: Colspan="2"Image: Colspan="2"Image: Colspan="2"Input VSY (Vertical sync.)frequencyImage: Colspan="2"Image: Colspan="2"Image: Colspan="2"Input VSY (Vertical sync.)frequencyImage: Colspan="2"Image: Colspan="2"Image: Colspan="2"Input VSY (Vertical sync.)frequencyImage: Colspan="2"Image: Colsp	VIL	0	-	+1.0	V		
Digital output voltage     High level     Image: Second se	VH	0.4	-	-	V	-	
Low level       Low level         Dutput clock       Duty cycle         Drive capability       Imput horizontal sync.         component       freq.       NTSC         pulse       Frequency         input clock       frequency         frequency       Impulse         input HSY       pulse width         (Horizontal sync.)       Impulse width         pulse width       inse time         fall time       Impulse width <td< td=""><td>VoH</td><td>+4.0</td><td>-</td><td>+5.5</td><td>V</td><td>Load resister is</td><td>over 60k0 (5)</td></td<>	VoH	+4.0	-	+5.5	V	Load resister is	over 60k0 (5)
Duty cycle       Imput horizontal sync.       MTSC         component       freq.       NTSC         pulse       NTSC       PAL         pulse width       rise time       Imput horizontal sync.       Freq.       NTSC         component       freq.       NTSC       PAL       Imput horizontal sync.       Imput vertical sync.       Freq.       NTSC         component       freq.       NTSC       PAL       Imput horizontal sync.       Im	Vol	0	-	+1.0	V		
Drive capability       nput horizontal sync.     freq.     NTSC       pulse     NTSC       width     PAL       rise time     fall time       nput vertical sync.     freq.     NTSC       power     freq.     NTSC       pulse     width     PAL       pulse     NTSC     PAL       pulse     width     PAL       rise time     fall time     Imput NTSC       nput clock     frequency     Imput High width       Low width     rise time     Imput High width       nput HSY     frequency     Imput High width       Horizontal sync.)     Impuse width     Impuse width       nput VSY     frequency     Impuse width       rise time     fall time     Impuse width       nput VSY     frequency     Impuse width       rise time     fall time     Impuse width       rise time <t< td=""><td>Duty</td><td>45/55</td><td>50/50</td><td>55/45</td><td>-</td><td>CKC=High (6)</td><td></td></t<>	Duty	45/55	50/50	55/45	-	CKC=High (6)	
Input horizontal sync. component	Іон	-	-	0.25	mA	Vон=2.6V	(7)
Pal       pulse width     NTSC       pulse time     PAL       rise time     Fall time       fall time     NTSC       pulse width     Frequency       Input clock     frequency       High width     Low width       Low width     rise time       fall time     Input HSY       (Horizontal sync.)     frequency       pulse width     rise time       fall time     Input VSY       (Vertical sync.)     frequency       pulse width     inse time       fall time     Input VSY       (Vertical sync.)     frequency       pulse width     inse time       fall time     Input VSY       (Vertical sync.)     frequency       pulse width     inse time       fall time     Input time		-0.28	-	-		Vol=2.0V	+
Pal       pulse width     NTSC       pulse time     ise time       fall time     NTSC       input vertical sync.     freq.     NTSC       pulse width     NTSC     PAL       pulse width     NTSC     PAL       input vertical sync.     freq.     NTSC       pulse width     NTSC     PAL       pulse width     NTSC     PAL       input clock     frequency     Input NSY       High width     Low width     Input SY       (Horizontal sync.)     frequency     Inpulse width       input VSY     frequency     Inpulse width       inset time     inp					mA		
number     number       pulse width     NTSC       pAL     PAL       rise time     Fall time       nput vertical sync.     freq.     NTSC       pulse width     NTSC     PAL       pulse width     NTSC     PAL       pulse time     fall time     PAL       nput vertical sync.     pulse width     NTSC       pulse time     fall time     PAL       nput clock     frequency	fн (N)	15.13	15.73	16.33	kHz	CKC=High (8)	
$\begin{tabular}{ c c c c } \hline width & PAL & & & & & & & & & & & & & & & & & & &$	f <sub>H</sub> (P)	15.03 4.2	15.63 4.7	16.23 5.2	kHz	for VBS termina	l
IPAL           rise time         Imput vertical sync.         MTSC           component         PAL         PAL           pulse         NTSC         PAL           pulse         NTSC         PAL           input vertical sync.         pulse         NTSC           pulse         mise time         PAL           rise time         fall time         PAL           input clock         frequency	t <sub>HI</sub> (N)				μs	_	
fall time       Import vertical sync.       freq.       NTSC         component       pulse       NTSC       PAL         pulse       width       PAL       Import         rise time       fall time       Import       Import         input clock       frequency       Import       Import         Input thSY       frequency       Import       Import         Input thSY       frequency       Import       Import         Input VSY       frequency       Import       Import	t <sub>HI</sub> (P)	4.2	4.7	5.2	μs	_	
nput vertical sync.     freq.     NTSC       polse width     PAL     PAL       rise time     Fall time       nput clock     frequency       High width     Low width       Low width     Fise time       fall time     Fall time       nput HSY     frequency       (Horizontal sync.)     frequency       pulse width     Fise time       fall time     Fall time       nput VSY     frequency       Vertical sync.)     frequency       pulse width     Fise time       fall time     Fall time       nput VSY     frequency       Vertical sync.)     frequency       pulse width     Fise time       fall time     Data set up time	tr <sub>HI1</sub>	-	-	0.5	μs	_	
Pal       pulse width     NTSC       rise time     PAL       rise time     Fall time       nput clock     frequency       High width     Low width       Low width     Fise time       fall time     fall time       nput HSY     frequency       (Horizontal sync.)     pulse width       nput VSY     frequency       vertical sync.)     frequency       pulse width     rise time       fall time     Image: State s	tf <sub>HI1</sub>	-	-	0.5	μs		
pulse width         NTSC           pulse width         PAL           rise time         fall time           fall time         income           nput clock         frequency           High width         income           Low width         income           rise time         income           fall time         income           nput HSY         frequency           Hold time         income           nput HSY         frequency           Hold time         income           nput VSY         frequency           Vertical sync.)         frequency           pulse width         income           rise time         income           fall time         income           pulse width         income           inse time         income           fall time         income           pulse width         income           fall time         income           pulse width         income           fall time         income           fall time         income           pulse width         income           fall time         income           fall time         inco	f <sub>V</sub> (N)	f <sub>H</sub> /284	f <sub>H</sub> /262	f <sub>H</sub> /258	Hz	CKC=High, H=	l/f <sub>H</sub>
width     PAL       rise time     ise time       fall time     input clock       frequency     ise time       High width     ise time       Low width     ise time       fall time     ise time       fall time     ise time       fall time     ise time       frequency     ise time       pulse width     ise time       fall time     ise time	f <sub>V</sub> (P)	f <sub>H</sub> /344	f <sub>H</sub> /312	f <sub>H</sub> /304	Hz	(9) for VBS terminal	d
rise time       rise time         nput clock       frequency         High width       Low width         Low width       rise time         fall time       nput clock         Pulse width       nise time         fall time       nput clock         fall time       nput clock         nput HSY       frequency         Horizontal sync.)       pulse width         nput VSY       frequency         yearse time       npulse width         rise time       npulse width         nput VSY       frequency         Yeartical sync.)       frequency         pulse width       nise time         fall time       npulse width         name       nise time         fall time       nise time	t <sub>vi</sub> (N)	-	3H	-	μs		
fall time       input clock     frequency       Input clock     High width       Low width     input clock       High width     input clock       High width     input clock       Input HSY     frequency       (Horizontal sync.)     frequency       Input VSY     frequency       input time     input clock	t <sub>vi</sub> (P)	-	2.5H	-	μs	_	
nput clock frequency High width High width Low width rise time fall time frequency Horizontal sync.) frequency frequency fall time fall	trvii	-	-	0.5	μs		
High width       Low width       rise time       fall time       nput HSY       Horizontal sync.)       Pulse width       rise time       fall time       nput VSY       Vertical sync.)       frequency       pulse width       rise time       fall time       fall time       fall time       fall time       Data set up time	tfv11	-	-	0.5	μs		_
Low width         rise time         fall time         fall time         (Horizontal sync.)         pulse width         pulse width         fall time         frequency         pulse width         rise time         fall time         Data set up time	fcli	18.2	18.9	19.6	MHz	SAM=High	CKC=Low
Low width         rise time         fall time         fall time         (Horizontal sync.)         pulse width         rise time         fall time         frequency         pulse width         rise time         fall time         Data set up time	fcli	6.0	6.8	7.6	MHz	SAM=Low	(10)
rise time       input HSY         fall time       input HSY         (Horizontal sync.)       frequency         pulse width       input VSY         fall time       input VSY         (Vertical sync.)       frequency         pulse width       input VSY         frequency       input VSY         frequency       input VSY         pulse width       input VSY         Data set up time       input VSY	t <sub>wн</sub>	20.0	-	-	ns	for CK terminal	
fall time     input HSY       (Horizontal sync.)     frequency       pulse width     input VSY       fall time     input VSY       (Vertical sync.)     frequency       pulse width     input VSY       frequency     input VSY       frequency     frequency       pulse width     input VSY       frequency     julse width       rise time     input VSY       pulse width     input VSY       pulse width     input VSY       pulse width     input VSY       pulse width     input VSY	t <sub>WL</sub>	20.0	-	-	ns		
Input HSY (Horizontal sync.) frequency pulse width rise time fall time fall time (Vertical sync.) pulse width rise time fall time Data set up time	tr <sub>CLI</sub>	-	-	5.0	ns		
(Horizontal sync.) pulse width rise time fall time fall time vertical sync.) pulse width rise time pulse width rise time frequency pulse width rise time fall time	tfcLI	-	-	5.0	ns		
pulse width       rise time       fall time       input VSY       (Vertical sync.)       pulse width       rise time       fall time       Data set up time	fнı	f <sub>cLI</sub> /1230	f <sub>cLI</sub> /1200	f <sub>cLI</sub> /1170	Hz	SAM=High	CKC=Low
Vertical sync.)	fнı	f <sub>CLI</sub> /465	f <sub>CLI</sub> /435	f <sub>CLI</sub> /405	Hz	SAM=Low	(11)
fall time       input VSY       (Vertical sync.)       frequency       pulse width       rise time       fall time   Data set up time	tнı	1.0	4.7	8.4	μs	for CK terminal	
Input VSY Vertical sync.) frequency pulse width rise time fall time Data set up time	tr <sub>HI1</sub>	-	-	0.05	μs		
(Vertical sync.) pulse width rise time fall time Data set up time	tfHI1	-	-	0.05	μs		
rise time       fall time       Data set up time	fvi	50	fнı/262	fн/258	Hz	(12)	CKC=Low
rise time       fall time       Data set up time	tvi (P)	1H	3H	5H	μs	for VSY termina	
fall time           Data set up time	tr <sub>VI1</sub>	-	-	0.5	μs		
	tf <sub>VI2</sub>	-	-	0.5	μs	7	
	t <sub>SU1</sub>	25	-	-	ns	(13)	CKC=Low
	t <sub>HO1</sub>	25	-	-	ns	$\neg$	
Data set up time	t <sub>SU2</sub>	1.0	-	-	μs	(14)	1
Data hold time	t <sub>HO2</sub>	1.0	-	-	μs		

January 2006 Rev. 1

White Electronic Designs

DISPLAY SYSTEMS DIVISION


# ENH050QA1-320/450/600

### **TFT-LCD PANEL DRIVING SECTION**

Parameter	Symbol	MIN	TYP	MAX	Unit	Remark
DC bias voltage for common electrode driving signal	Vcdc	0	+2.0	+3.0	V	DC component (15)
Terminal voltage applicable to brightness	VBRT	+2.0	+2.3	+2.4	V	

#### Notes:

- Power supply voltage should not be changed after adjusting VCDC. 1.
- VR1, VG1, VB1, VR2, VG2, VB2 terminal (Video signal) 2.
- VBS, VR1, VG1, VB1, VR2, VG2, VB2 terminals 3.
- HSY, VSY, NTP, VSW, HRV, VRV, SAM CKC, CK terminal 4.
- HSY, VSY, CK terminals (output mode) 5.
- CK terminals (output mode) 6.
- Duty cycle is defined as follows. 7.



8. VBS (horizontal sync. component)

- 9. VBS (vertical sync. component)
- 10. CK (input mode)
- HSY (input mode) 11.
- 12.
  - VSY (input mode)
- In case of cKC='Lo', it shows the phase different from HSY to CK. In that case, 13. HSY will be taken at the rise timing of CK.
- In case of CKC='Lo'. it shows the phase difference from VSY to HSY. In that 14. case, VSY will be taken at the rise timing of HSY.

Adjsuting the optimal voltage on every module at the typical value of power 15. supply voltage to get the maximum value of contrast. However, in the case that the power supply voltage is changed, for example the level of power supply voltage is reduced, adjust it externally to get the best contrast with a resistor you add to this terminal, or semifixed resistor, V\_CDC, in module. A recommended circuit is shown in Fig. 5.

### **BACKLIGHT DRIVING SECTION**

Duty=tol/toh

Parameter	Symbol	MIN	TYP	MAX	Unit	Remark
Lamp Voltage	VL7	550	610	670	Vrms	IL=6.5mArms
Lamp current	IL.	3.0	6.5	7.0	mArms	normal operation
Lamp frequency	fL	20	-	70	KHz	
Kickoff voltage	Vs	-	-	1450	Vrms	t <sub>A</sub> = +25°C
		-	-	1500	Vrms	t <sub>A</sub> = -30°C

### **POWER COMSUMPTION** t<sub>A</sub> = 25°C

Parameter	Symbol	Conditions	MIN	ТҮР	MAX	Unit	Remark
Positive supply current	I <sub>SH</sub>	V <sub>SH</sub> = +8.0V	-	140	170	mA	
Negative supply current	I <sub>SL</sub>	V <sub>SL</sub> = -5.0V	-	55	70	mA	
Total	Ws		-	1.4	1.7	W	(16)
Lamp power consumption	WL	normal driving	-	4.0	-	W	(17)

16. Excluding backlight section

17. Reference data by calculation (I<sub>L</sub> x V<sub>L</sub> x 1: number of lump)

#### **Circuit Diagram**

The circuit block diagram of TFT-LCD module is shown in Fig. 4.

BRT, VCDC, external adjusting recommended circuit is shown in Fig. 5.

Caution: Turn the power supply on or off (VSH and VSL) at the same time. Be careful to supply all power voltage before inputting signals.

#### Input/Output Signal Waveforms (Fig. 6)

Caution: For the VBS signal, input standard composite video (or sync.) signal applicable to the operating mode which have NTSC (M) or PAL (B-G) and is selected by the NTP signal.

#### **Dimming Backlight by PWM Timing Chart**

If using PWM mode, refer to the timing chart shown in Fig. 7.

W	/hite Electronic Designs Corp. reserves the right to change products or specific	Original specifications crea	ited		
	anuary 2006	5	Display Systems Division • Hillsb	ooro, OR • (503) 690-2460 • w	ww.

White Electronic Designs DISPLAY SYSTEMS DIVISION

# ENH050QA1-320/450/600

(CKC=HIGH, NISC: fH=15.7KHZ, fv=60HZ/PAL: fH=15.6KHZ, fv=50HZ)							
Parameter		Symbol	Min.	Тур.	Max.	Unit	Reward
Horizontal	pulse width	t <sub>HS2</sub>	3.2	3.9	4.6	μs	f=f⊣ (18)
sync. output	phase difference	t <sub>PD</sub>	0.4	1.1	1.8	μs	(19)
pulse	rise time	tr <sub>HO</sub>	-	-	0.5	μs	C <sub>L</sub> =10pF
[HSY]	fall time	tf <sub>но</sub>	-	-	0.5	μs	
Vertical	pulse width	t <sub>vs</sub>	-	4H	-	μs	1H=1/f <sub>н</sub>
sync. output	phase difference	tv <sub>но</sub>	-	11.0	28.0	μs	(20)
pulse	rise time	tr <sub>vo</sub>	-	-	2.0	μs	C <sub>L</sub> =10pF
[VSY]	fall time	tfvo	-	-	2.0	μs	
Vertical	odd field	tpv1	-	1H	-	μs	1H=1/fн
phase difference	even field	tpv2	-	0.5H	-	μs	(21)
Clock	NTSC MODE	fclo	-	fH x <sup>1201</sup>	-	MHz	SAMC="Hi"
output frequency [CK]	PAL MODE	fclo	-	fH x <sup>1209</sup>	-	MHz	(22)
	NTSC MODE	f <sub>CLO</sub>	-	fH x <sup>1201</sup>	-	MHz	SAMC="Lo"
	PAL MODE	f <sub>CLO</sub>	-	fH x <sup>1209</sup>	-	MHz	(23)

#### **INPUT/OUTPUT SIGNAL TIMING CHART (FIG. 6)** (CKC=HIGH NTSC: fu=15 7kHz fu=60Hz/PAI: fu=15 6kHZ fu=50Hz)

(Supply voltage conditions: VSH = +8.0V, VSL = 5.0V)

#### Notes:

- 18. Adjusted by variable resister (H-POS) in a module.
- 19. Variable by variable resister (H-POS) in a module.
- adjustment : tpd = 1, 1  $\pm$  0.7  $\mu$ s
- 20. Synchronized with HSY, based on falling timing of HSY.
- 21. VSY signal delays
- 22. Independent sampling mode.
- 23. Simultaneous sampling mode.

### **Display Time Range**

NTSC (M) mode (NTP=High, CKC=High)

Displaying the following range within video signals.

• Horizontally: 12.2 ~ 63 µs	from the falling edge of HSY. (SAM=High)
12.3 ~ 62.9 μs	from the falling edge of HSY. (SAM-Low)
• Vertically: 20 ~ 253 H	from the falling edge of VSY.

(14n+12)H, (14n+20) H/Even field.

However, the video signals of

(14n+17)H, (14n+23) H/Odd field (n=1, 2..., 20)

are not displayed on the module.

External Clock Mode (NTP=High, CKC='Lo')

• Horizontally: 205 ~ 1164 ck	from the falling edge of HSY. (SAM=High)		
84 ~ 403 ck	from the falling edge of HSY. (SAM-Low)		
(ck means input	(ck means input external clock.)		
• Vertically: 20 ~ 253 H	from the falling edge		

# PAL(B-G) Mode (NTP-Low, CKC=High)

Displaying the following range within video signals.

• Horizontally: 13.0 ~ 63.8 μs	from the falling edge of HSY. (SAM=High)
13.1 ~ 63.7 µs	from the falling edge of HSY. (SAM-Low)
• Vertically: 26 ~ 298 H	from the falling edge of VSY.

White Electronic Designs Corp. reserves the right to change products or specifications without notice. January 2006

Original specifications created by Sharp.

6

WHITE ELECTRONIC DESIGNS \_\_\_\_\_ ENH050QA1-320/450/600

Parameter		Symbol	Condition	Min	Тур	Max	Unit	Remarks
Viewing Angle Range		Δθ11		60	65	-	° (degree)	(1,2)
		Δθ12	CR <u>≥</u> 5	35	40	-	° (degree)	
		$\Delta \theta 2$	] [	60	65	-	° (degree)	1
Contrast Ratio		CRmax	Optimal	60	-	-	-	(2,3)
Response Time	Rise	tr	θ = 0°	-	30	60	ms	(2,4)
	Fall	td		-	50	100	ms	
	IM Film			240	320	-		
Luminance	IM+RP	ΥL	I⊾=6.5mArms	360	450	-	cd/m <sup>2</sup>	
	IM+RPp			480	600	-		(5)
White Chromaticity		х	I∟=6.5mtVms	0.263	0.313	0.363	-	
		У	I∟=6.5mArms	0.273	0.329	0.379	-	
Lamp Life Time	+25'C	-	Continuation	10,000	-	-	hour	(6)
	-30'C	-	Intermission	2,000	-	-	time	(7)

## **OPTICAL CHARACTERISTICS** t<sub>A</sub>=25°C


DC/AC inverter for external connection shown in following. Harison Electric Co., Ltd, HIU-288.

Notes:

1. Viewing angle range is defined as follows.

Fig. 1: Definition of Viewing Angle





7

- 2. Applied voltage conditions:
  - a. VCDC is adjusted so as to attain maximum contrast ratio.
  - b. Brightness adjusting voltage (BRT) is open.
  - c. Input video signal of standard black level and 100% white level.
- Contrast ratio is defined as follows: 3.

Contrast ratio (CR)=Photodetector output with LCD being "white" Photodetector output with LCD being "black"


White Electronic Designs Corp. reserves the right to change products or specifications without notice.

Original specifications created by Sharp.


January 2006 Rev. 1



 Response time is obtained by measuring the transition time of photodetector output, when input signals are applied so as to make the area "black" from "white" and "white" from "black".



- 5. Measured on th ecenter area of the panel at a viewing cone 1° by TOPCON luminance meter BM-7. (After 30 minutes operation) DC/AC inverter driving frequency : 49kHz
- 6. Lamp life time is defined as the time when either "a" or "b" occurs in the continuous operation under the condition of lamp current IL=3~7.
  - 0mArms and PWM dimming 100%~5%. (tA=25°C)
  - a. Brightness becomes 50% of the original value.
- b. Kick off voltage at tA=30°C exceeds maximum value, 1500Vrms.
   7. The intermittent cycle is defined as a time when brightness becomes 50%
  - The intermittent cycle is defined as a time when brightness becomes 50% of the original value under the condition of following cycle. Ambient temperature: -30°C



White Electronic Designs Corp. reserves the right to change products or specifications without notice.



## **MECHANICAL CHARACTERISTICS**


By applying pressure on the active area it is possible to cause damage to the display.

#### Input/Output Connectors Performance

Input/Output connectors for the operation of LCD module (FPC connector 22 pin)

- Applicable FPC Shown in Fig. 3.
- Terminal holding force: more than 0.9N/pin.
  - (Each terminal is pulled out at a rate of

25 ±3mm/min.)



No.	Name	Materials
1	Base material	Polyimide or equivalent material (25µm thick)
2	Copper foil	Copper foil (35µm thick) Solder plated in 2 to 12µm
3	Cover lay	Polyimide or equivalent material
4	Reinforcing plate	Polyester polyimide or equivalent material (188µm thick)

(Fig. 3) FPC applied to input/output connector (1.0mm pitch)

### I/O CONNECTOR OF BACKLIGHT DRIVING CIRCUIT

Symbol	Used Connector	Corresponding connector	Manufacturer
CN1	BHR=02(8.0)VS-1N	SM02(8.0)B-BHS-TB (wire to board)	JST
		SM02(8.0)B-BHS-1N (wire to board)	JST
		BHMR-03V(wire to wire)	JST

White Electronic Designs Corp. reserves the right to change products or specifications without notice



# ENH050QA1-320/450/600

## **DISPLAY QUALITY**

The display quality of the color TFT-LCD module shall be in compliance with the Incoming Inspection Standards.

## HANDLING INSTRUCTIONS

#### Mounting the module

The TFT-LCD module is designed to be mounted on equipment using the mounting tabs in the four corners of the module at the rear side. When mounting the module, the M2.6 tapping screw (fastening torque is 0.3 through 0.5N•m) is recommended. Make certain to fix the module on the same plane. Avoid warping or twisting the module.

## **PRECAUTIONS IN MOUNTING**

Polarizer which is made of soft material and susceptible to flaws must handled carefully. A protective film (Laminator) is applied on the surface to protect it against scratches and dirt. It is recommended to peel off the laminator immediately before use, taking care of static electricity.

Precautions in peeling off the laminator

A) Working environment

When the laminator is peeled off, static electricity may cause dust to stick to the polarizer surface. To avoid this, the following working environment is desired.

- a) Floor: Conductive treatment of  $1M\Omega$  or more on the title (conductive amt of conductive paint on the tile)
- b) Clean room free from dust and with an adhansive mat on the doorway
- c) Advisable humidity:50%~70%

Advisable temperature:15°C~27°C

 d) Workers shall wear conductive shoes, conductive work clothes, conductive gloves and an earth band.

If the TFT-LCD module metal parts (shielding lid and rear case) become soiled, wipe them with a soft dry cloth.

Wipe off water spots of finger grease immediately.

Prolonged contact with water may cause discoloration or spots.

The TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on a hard surface. Handle with care.

Since CMOS LSI is used in this module, take care of static electricity and ground one's body when handling.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

otice. Original specifications created by Sharp. Display Systems Division • Hillsboro, OR • (503) 690-2460 • www.wedc.com

January 2006 Rev. 1



#### **Precautions in Adjusting Module**

Variable resistor on the rear face of the module has been adjusted optimally before shipmetn. Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described here may not be satisfied.

#### **Caution of Product Design**

1. The LCD module shall be protected against water by the waterproof cover.

#### Others

- 1. Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours; liquid crystal is deteriorated by ultraviolet rays.
- 2. Store the module at a temperature near room temperature. When stored at lower than the rated storage temperature, liquid crystal solidifies, causing the panel to be damaged. When stored at higher than the rated storage temperature, liquid crystal turns into isotropic liquid and may not recover.
- 3. If LCD panel breaks, the liquid crystal could possibly escape from the panel. Since the liquid crystal is injurious, avoid contact with the eyes or mouth. Wash with soap immediately if contact with the liquid crystal occurs.
- 4. Observe all other precautionary requirements in handling general electronic components.

## SHIPPING REQUIREMENTS

Carton storage conditions:

Number of layers of carton in stack: 10 layers max Environmental conditions:

Temperature:	0~40°C
Humidity:	60%RH or less (at 40°C)
No dew condensation	on at low temperature and high humidity,
Atmosphere	Harmful gases such as acid and alkali which corrode electronic components and wires must not be present.
Storage period	Approximately 3 months
Opening of package	To prevent TFT-LCD module from being damaged by static electricity, adjust the room humidity to 50%RH of higher and make certain one is grounded before opening the package.

## **RELIABILITY TEST**

Reliability test conditions for the TFT-LCD module are shown on page 12.

and should be strictly avoided. Image retention may occur when a fixed pattern is displayed for a long time.

Part Number	Model	Descriptions
	ENH050QA1-320	320 nit Glossy front surface - IM/Clear
Contact Factory		320 nit Diffuse front surface - IM/110
		320 nit No front surface treatment
180-0048-00	ENH050QA1-450	450 nit Glossy front surface - IM/Clear
180-0048-01		450 nit Diffuse front surface - IM/110
180-0048-02		450 nit No front surface treatment
180-0060-00	ENH050QA1-600	600 nit Glossy front surface - IM/Clear
180-0060-01	]	600 nit Diffuse front surface - IM/110
180-0060-02		600 nit No front surface treatment

11

## **ORDERING INFORMATION**

January 2006 Rev. 1




No.	Test items	Test conditions	
1	High temperature storage test	t <sub>P</sub> =-85°C	240h
2	Low temperature storage test	t <sub>P</sub> =-30°C	240h
3	High temperature and high humidity operating test	t⊧=-60°C, 90~95%RH	240h
4	High temperature operating test	t <sub>P</sub> =-85°C	240h
5	Low temperature operating test	t <sub>P</sub> =-30°C	240h
6	Electrostatic discharge test	=200V • 200pF(OΩ)	Once for each terminal
7	Shock test	980m/s <sup>2</sup> 6ms.	$\pm X$ , $\pm Y$ , $\pm Z$ 3 times for each direction
8	Vibration test	Frequency Range: 8~33.3Hz Stroke: 1.3mm Sweep: 33.3Hz~400Hz Acceletation: 28.4m/s <sup>2</sup> Frequency: 15 minutes 2 hours for each direction of X, Z (1) 4 hours for direction of Y (8 hours in total)	(JIS C0041. A-7 Condition C)
9	Heat shock test	-30°C~-85°C/200 cycles (0.5h) (0.5h)	

### **RELIABILITY TEST ITEMS FOR TFT-LCD MODULE**

t<sub>P</sub>=Panel temperature


Evaluation Result Criteria: Note 1: Direction of X, Y, Z is defined as follows:




White Electronic Designs Corp. reserves the right to change products or specifications without notice.

White Electronic Designs DISPLAY SYSTEMS DIVISION

**OUTLINE DIMENSIONS** 




January 2006 Rev. 1



WHITE ELECTRONIC DESIGNS \_


ENH050QA1-320/450/600



January 2006 Rev. 1

Display Systems Division • Hillsboro, OR • (503) 690-2460 • www.wedc.com

ENH050QA1-320/450/600




January 2006 Rev. 1

Display Systems Division • Hillsboro, OR • (503) 690-2460 • www.wedc.com

ENH050QA1-320/450/600

WHITE ELECTRONIC DESIGNS -DISPLAY SYSTEMS DIVISION




January 2006 Rev. 1


Original specifications created by Sharp.

WHITE ELECTRONIC DESIGNS


10 52.9 ns 4 RESET ٦<u>Ω</u> 205 Fig. 6-C Input/Output signal waveforms (CLKC="High") \_0 1 1200 RESET 1200 1195 1195 1190 1190 1185 1185 INDEPENDENT SAMPLING MODE (DOT CLOCK) INDEPENDENT SAMPLING MODE (DOT CLOCK) SIMULTANEOUS SAMPLING MODE (PIXEL CLOCK) SIMULTANEOUS SAMPLING MODE (PIXEL CLOCK) NTSC MODE PAL MODE SYSTEM CLOCK SYSTEM CLOCK HSY HSΥ White Electronic Designs Corp. reserves the right to change products or specifications without notice Original specifications created by Sharp. January 2006 Rev. 1 18 Display Systems Division • Hillsboro, OR • (503) 690-2460 • www.wedc.com




WHITE ELECTRONIC DESIGNS \_



### White Electronic Designs \_\_\_\_\_ DISPLAY SYSTEMS DIVISION



Brightness: Less than 5000cd/m<sup>2</sup> Wave length: To be cut less than 400nm



# ENH050QA1-320/450/600

### ADJUSTING METHOD OF OPTIMUM COMMON **ELECTRODE DC BIAS VOLTAGE**

To obtain optimum DC bias voltage of common electrode driving signal (VCDC). Photo-electric devices are very effective, and the accuracy is within 0.1V. (In visual examination method, the accuracy is about 0.5V because of the difference amoung individuals.)

To gain optimum common electrode DC bias voltage, there is the following method which uses the photoelectric device.

(Measurement of flicker)

DC bias voltage is adjusted so as to minimize NTSC: 60Hz (30Hz) PAL: 50Hz (25Hz) flicker.







Photo-electric output voltage is measured by an oscilloscope at a system shown in Fig. A.

DC bias voltage must be adjusted so as to minimize the NTSC:60Hz(30Hz) PAL:50Hz(25Hz) flicker with DC bias voltage changing slowly. (Fig. B)



DC bias: Optimum + 1V

# Fig. B Waveforms of flicker

White Electronic Designs Corp. reserves the right to change products or specifications without notice Original specifications created by Sharp. January 2006 21 Display Systems Division • Hillsboro, OR • (503) 690-2460 • www.wedc.com

لعده الماليلية في المديدة nI.I W

DC bias: Optimum