

SPECIFICATIONS

SAMPLE CODE : YM320240E-3

REVISION. : 1.00

Customer Approved

DATE:

DALIAN GOOD DISPLAY CO.,LTD

| Sales Sign | QC Confirmed | Checked By | Designer |
|------------|--------------|------------|----------|
| | | Lwj | tfb |

- Approval For Specifications Only.
- Approval For Specifications and Sample.

RECORDS OF REVISION

| DATE | REVISED NO. | REVISED DESCRIPTIONS | PREPARED | CHECKED | APPROVED |
|-------------|-------------|----------------------|------------|---------|----------|
| DEC,18.2005 | 1.00 | FIRST ISSUE | tfb | Lwj | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

CONTENTS

| | | |
|-----|--|----|
| 1. | GERENAL SPECIFICATIONS | 3 |
| 2. | FEATURES | 3 |
| 3. | MACHANICAL SPECIFICATIONS | 4 |
| 4. | ABSOLUTE MAXIMUM RATINGS | 4 |
| 5. | ELECTRICAL CHARACTERISTICS | 4 |
| 6. | OPTICAL CHARACTERISTICS | 5 |
| 7. | TIMING CHARACTERISTICS | 6 |
| 8. | PIN ASSIGNMENT | 14 |
| 9. | BLOCK DIAGRAM | 15 |
| 10. | OUTLINE DIMENSIONS | 16 |
| 11. | ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS | 17 |
| 12. | RELIABILITY | 17 |
| 13. | PRECAUTION FOR USE | 18 |

1. GENERAL SPECIFICATIONS :

1-1 SCOPE:

This specification covers the delivery requirements for the liquid crystal display delivered by Dalian Good Display Co.,Ltd. to Customer .

1-2 PRODUCTS:

Liquid Crystal Display Module (LCM)

1-3 MODULE NAME:

YM320240E-3

2. FEATURES :

2-1 MAIN LCD (LARGE)

| Item | Standard Value |
|-------------------|-----------------------------|
| Display Type | 320×240dots |
| LCD Type | ■FSTN |
| Drive Pattern | 1/240Duty, 1/17Bias |
| Viewing Direction | 6 O'clock |
| Backlight Type | ■WHITE LED |
| Weight | TBD |
| Interface | 8088/6800 family processors |
| Driver IC | SED1335F0A |

3. MACHANICAL SPECIFICATIONS :

| ITEM | STANDARD VALUE | UNIT |
|------------------------|---------------------------------|------|
| DISPLAY FORMAT | 320X 240 DOTS | |
| MODULE DIMENSION | 94.0(W) X 83.5(H) X 9.6(MAX)(T) | mm |
| EFFECTTVE DISPLAY AREA | 76.78 (W) X 57.78(H) | mm |
| DOT SIZE | 0.22(W) X 0.22(H) | mm |
| DOT PITCH | 0.24(W) X 0.24(H) | mm |
| LCD TYPE | FSTN | |
| DUTY AND BIAS | 1/240 DUTY; 1/17 BIAS | |
| VIEWING DIRECTION | 6:00 | |
| BACK LIGHT | White LED | |

DALIAN GOOD DISPLAY CO.,LTD.

4. ABSOLUTE MAXIMUM RATING





| ITEM | SYMBOL | CONDITION | STANDARD VALUE | | | UNIT |
|------------------------------|----------------|------------|----------------|-----|---------|------|
| | | | MIN | TYP | MAX | |
| POWER SUPPLY FOR LOGIC | VDD | Ta=25°C | -0.3 | - | 7.0 | V |
| INPUT VOLTAGE | VIN | Ta=25°C | -0.3 | — | VDD+0.3 | V |
| Module OPERATION TEMPERATURE | TOPR | --- | -20 | — | +70 | °C |
| Module STORAGE TEMPERATURE | TSTG | --- | -30 | — | +80 | °C |
| Storage Humidity | H _D | Ta < 40 °C | - | | 90 | %RH |

5. ELECTRICAL CHARACTERISTICS

| ITEM | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|------------------------|---------|---------------|--------|-----|---------|------|
| Supply Voltage (logic) | Vdd-Vss | - | 4.5 | 5 | 5.5 | V |
| Supply Voltage (LCD) | Vlcd | Vdd=5V (25°C) | 23 | 24 | 25 | V |
| Input signal voltage | V-ih | “H” level | 0.5Vdd | - | Vdd | V |
| | V-il | “L” level | Vss | - | 0.2Vdd | V |
| Output signal voltage | V-oh | “H” level | 2.4 | - | | V |
| | V-ol | “L” level | - | - | Vss+0.4 | V |
| Supply Current (logic) | Icc | - | - | 11 | 15 | mA |
| Supply Current (LCD) | Io | - | - | - | - | mA |
| Supply Voltage (LED) | V-bl | | - | 3.1 | - | V |
| Supply Current (LED) | I-bl | | 110 | 120 | 130 | mA |


6.OPTICAL CHARACTERISTICS

(1) DEFINITION OF VIEWING ANGLE




(2) DEFINITION OF CONTRAST


$$C.R = \frac{\text{Brightness of non-selected segment (B2)}}{\text{Brightness of selected segment (B1)}}$$



(3) DEFINITION OF RESPONSE




(4) Measuring Instruments For Electro-optical Characteristics



7.0 .TIMING CHARACTERISTICS

7.1 8080 Family Interface Timing



$T_a = 0^\circ\text{C} \sim 50^\circ\text{C}$

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|-----------------------------------|--------|-----------------------------|-------------------|-----|------|------------|
| | | | min | max | | |
| A0, \overline{CS} | tAH8 | Address hold time | 10 | — | ns | CL = 100pF |
| | tAW8 | Address setup time | 0 | — | ns | |
| \overline{WR} , \overline{RD} | tCYC8 | System cycle time | See note. | — | ns | |
| | tCC | Strobe pulsewidth | 120 | — | ns | |
| D0 to D7 | tDS8 | Data setup time | 120 | — | ns | |
| | tDH8 | Data hold time | 5 | — | ns | |
| | tACC8 | \overline{RD} access time | — | 50 | ns | |
| | tOH8 | Output disable time | 10 | 50 | ns | |


Note: For memory control and system control commands:

$$t_{CYC8} = 2t_C + t_{CC} + t_{CEA} + 75 > t_{ACV} + 245$$

For all other commands:

$$t_{CYC8} = 4t_C + t_{CC} + 30$$

7.2 6800 Family Interface Timing



$T_a = 0^\circ\text{C} \sim 50^\circ\text{C}$

| Signal | Symbol | Parameter | $V_{DD} = 4.5 \text{ to } 5.5\text{V}$ | | Unit | Condition |
|--------------------------------------|------------|---------------------|--|-----|------|-------------|
| | | | min | max | | |
| $A_0, \overline{CS}, R/\overline{W}$ | t_{CYC6} | System cycle time | See note. | — | ns | CL = 100 pF |
| | t_{AW6} | Address setup time | 0 | — | ns | |
| | t_{AH6} | Address hold time | 0 | — | ns | |
| D0 to D7 | t_{DS6} | Data setup time | 100 | — | ns | |
| | t_{DH6} | Data hold time | 0 | — | ns | |
| | t_{OH6} | Output disable time | 10 | 50 | ns | |
| | t_{ACC6} | Access time | — | 85 | ns | |
| E | t_{EW} | Enable pulsewidth | 120 | — | ns | |


Note: For memory control and system control commands:

$$t_{CYC6} = 2t_C + t_{EW} + t_{CEA} + 75 > t_{ACV} + 245$$

For all other commands:

$$t_{CYC6} = 4t_C + t_{EW} + 30$$


7.3 Display Memory Read Timing



Ta = 0°C ~ 50°C

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|------------------|--------|---|-------------------|-----------|------|-------------|
| | | | min | max | | |
| EXT φ0 | tc | Clock period | 100 | — | ns | CL = 100 pF |
| \overline{VCE} | tw | \overline{VCE} HIGH-level pulsewidth | tc - 50 | — | ns | |
| | tce | \overline{VCE} LOW-level pulsewidth | 2tc - 30 | — | ns | |
| VA0 to VA15 | tcYR | Read cycle time | 3tc | — | ns | |
| | tASC | Address setup time to falling edge of \overline{VCE} | tc - 70 | — | ns | |
| | tAHC | Address hold time from falling edge of \overline{VCE} | 2tc - 30 | — | ns | |
| \overline{VRD} | tRCS | Read cycle setup time to falling edge of \overline{VCE} | tc - 45 | — | ns | |
| | tRCH | Read cycle hold time from rising edge of \overline{VCE} | 0.5tc | — | ns | |
| VD0 to VD7 | tACV | Address access time | — | 3tc - 100 | ns | |
| | tCEA | \overline{VCE} access time | — | 2tc - 80 | ns | |
| | tOH2 | Output data hold time | 0 | — | ns | |
| | tCE3 | \overline{VCE} to data off time | 0 | — | ns | |

7.4 Display Memory Write Timing




Ta=0°C~50°C

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|-------------|--------|--|-------------------|-----|------|-------------|
| | | | min | max | | |
| EXT φ0 | tc | Clock period | 100 | — | ns | CL = 100 pF |
| VCE | tw | VCE HIGH-level pulsewidth | tc - 50 | — | ns | |
| | tce | VCE LOW-level pulsewidth | 2tc - 30 | — | ns | |
| VA0 to VA15 | tCYW | Write cycle time | 3tc | — | ns | |
| | tAHC | Address hold time from falling edge of VCE | 2tc - 30 | — | ns | |
| | tASC | Address setup time to falling edge of VCE | tc - 70 | — | ns | |
| | tCA | Address hold time from rising edge of VCE | 0 | — | ns | |
| | tAS | Address setup time to falling edge of VWR | 0 | — | ns | |
| | tAH2 | Address hold time from rising edge of VWR | 10 | — | ns | |

| | | | | | | |
|------------------|-----------|--|-------------|----|----|-------------|
| \overline{VWR} | t_{WSC} | Write setup time to falling edge of \overline{VCE} | $t_c - 80$ | — | ns | CL = 100 pF |
| | t_{WHC} | Write hold time from falling edge of \overline{VCE} | $2t_c - 20$ | — | ns | |
| VD0 to VD7 | t_{DSC} | Data input setup time to falling edge of \overline{VCE} | $t_c - 85$ | — | ns | |
| | t_{DHC} | Data input hold time from falling edge of \overline{VCE} | $2t_c - 30$ | — | ns | |
| | t_{DH2} | Data hold time from rising edge of \overline{VWR} | 5 | 50 | ns | |

Note: VD0 to VD7 are latching input/outputs. While the bus is high impedance, VD0 to VD7 retain the write data until the data read from the memory is placed on the bus.

7.5 Seelp In Command Timing




$T_a = 0^\circ\text{C} \sim 50^\circ\text{C}$

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|-----------------|-----------|--|-------------------|-------------|------|-------------|
| | | | min | max | | |
| \overline{WR} | t_{WRD} | \overline{VCE} falling-edge delay time | See note 1. | — | ns | CL = 100 pF |
| | t_{WRL} | YDIS falling-edge delay time | — | See note 2. | ns | |

Notes:

- $t_{WRD} = 18t_c + t_{OSS} + 40$ (t_{OSS} is the time delay from the sleep state until stable operation)
- $t_{WRL} = 36t_c \times [TC/R] \times [L/F] + 70$

7.6 External Oscillator Signal Timing




$T_a=0^{\circ}\text{C}\sim 50^{\circ}\text{C}$

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|--------|----------------|--------------------------------------|-------------------|-------------|------|-----------|
| | | | min | max | | |
| EXT φ0 | tRCL | External clock rise time | — | 15 | ns | |
| | tFCL | External clock fall time | — | 15 | ns | |
| | tWH | External clock HIGH-level pulsewidth | See note 1. | See note 2. | ns | |
| | tWL | External clock LOW-level pulsewidth | See note 1. | See note 2. | ns | |
| | t _c | External clock period | 100 | — | ns | |

Notes:

1. $(t_c - t_{RCL} - t_{FCL}) \times \frac{475}{1000} < t_{WH}, t_{WL}$
2. $(t_c - t_{RCL} - t_{FCL}) \times \frac{525}{1000} > t_{WH}, t_{WL}$

7.7 LCD Output Timing




Ta=0°C~50°C

| Signal | Symbol | Parameter | VDD = 4.5 to 5.5V | | Unit | Condition |
|---------------|--------|-------------------------|-------------------|-----|------|----------------|
| | | | min | max | | |
| | tr | Rise time | — | 30 | ns | CL = 100 pF |
| | tf | Fall time | — | 30 | ns | |
| XSCL | tcX | Shift clock cycle time | 4tc | — | ns | |
| | twX | XSCL clock pulsewidth | 2tc – 60 | — | ns | |
| XD0 to XD3 | tDH | X data hold time | 2tc – 50 | — | ns | |
| | tDS | X data setup time | 2tc – 100 | — | ns | |
| LP | tLS | Latch data setup time | 2tc – 50 | — | ns | |
| | twL | LP pulsewidth | 4tc – 80 | — | ns | |
| | tLD | LP delay time from XSCL | 0 | — | ns | |
| WF | tDF | Permitted WF delay | — | 50 | ns | |
| YD | tdHY | Y data hold time | 2tc – 20 | — | ns | |



8. PIN ASSIGNMENT

| PIN | SYMBOL | FUNCTION |
|------|-------------------------|---|
| 1 | SEL1 | 8080/6800 family interface select Low: 8080 High: 6800 |
| 2 | $\overline{\text{RES}}$ | Reset |
| 3 | $\overline{\text{RD}}$ | 8080 Family: Read signal 8080 Family: Enable clock (E) |
| 4 | $\overline{\text{WR}}$ | 8080 Family: Write signal 8080 Family: R/ $\overline{\text{W}}$ signal |
| 5 | A0 | Data type select |
| 6 | $\overline{\text{CS}}$ | Chip select |
| 7~14 | D0~D7 | Data bus |
| 15 | VDD | Power supply |
| 16 | V0 | Operation voltage for LCD |
| 17 | VOUT | DC/DC Voltage output |
| 18 | VSS | Ground |
| 19 | K | Backlight power (-) |
| 20 | A | Backlight power (+) |
| 21 | E-LED | LED Enable |

9. BLOCK DIAGRAM



10.OUTLINE DIMENSIONS



11. ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

| ITEM | SYMBOL | CONDITIONS | CRITERION |
|-----------------------|--------|---------------|--|
| OPERATING TEMPERATURE | TOPR | -20°C ~ +70°C | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| STORAGE TEMPERATURE | TSTG | -30°C ~ +80°C | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| HUMIDITY | — | See Note | WITHOUT CONDENSATION |

12. RELIABILITY

12-1 RELIABILITY TEST

| ITEM | CONDITIONS | CRITERION |
|-----------------------|--|--|
| OPERATING TEMPERATURE | HIGH TEMPERATURE +70°C 240HRS | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| | LOW TEMPERATURE -20°C 240HRS | |
| STORAGE TEMPERATURE | HIGH TEMPERATURE +80°C 240HRS | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| | LOW TEMPERATURE - 30°C 240HRS | |
| HUMIDITY | 40°C 90%RH 240HRS | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| VIBRATION | <ul style="list-style-type: none"> • Operating Time: thirty minutes exposure for each direction (X,Y,Z) • Sweep Frequency: 10~55Hz (1 min) • Amplitude: 1.5mm | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |
| THERMAL SHOCK | -20°C (30mins) ←→ +70°C (30mins) 10 cycles | NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION |

*NOTE: TEST CONDITION

(1) TEMPERATURE AND HUMIDITY: IF NO SPECIFICATION, TEMP. SET AT 25±2°C, HUMIDITY SET AT 60±5%RH

(2) OPERATING STATE: SAMPLES SUBJECT TO THE TESTS SHALL BE IN "OPERATING" CONDITION

13. Precaution for Use

The following precautions should be followed, since this module contains precise parts.

- (1) Do not store module for an extended periods of time under the conditions of high temperature and high humidity.
- (2) Avoid using or storing the module in areas that expose it to direct sunlight or ultraviolet rays.
- (3) Use protective finger covers when handling the module to avoid scratching or staining the module.
- (4) Care should be taken not to expose the module to static electricity, because the module contains C-MOS LSI's.
- (5) The LSI is sensitive to light.
The user's product should be designed so that LSI is not exposed to any light during operation.
- (6) During installation, cover the display area with acrylic protection plates to protect the polarizer plate and LCD cells.
- (7) Do not apply any excessive shocks to the module because the module contains sensitive LCD cells.
Do not use a module, which has experienced strong mechanical shock.
- (8) Care should be taken when the power supply turns on as following.
 - (a) Do not apply any input signals before the supplying voltage is applied.
 - (b) Do not turn off the power supply while any input signals are applied.

Caution

- (1) Dangerous. Do not shock glass because glass can break.
- (2) If module breaks, do not touch it directly.
(Glass could stick or cut skin.)
- (3) Do not swallow Liquid Crystal.
(In case of broken LCD panel, do not swallow liquid crystal even if there is no proof that liquid crystal is poisonous.)
- (4) If liquid crystal is exposed to skin, wash the area thoroughly with alcohol or soap.
- (5) When disposing of the product, please observe industrial waste disposal laws in each country and district.
- (6) In case of injury, give immediate treatment and consult with a doctor.
- (7) This product is constructed precisely. Don't disassemble or modify.

※ Neglecting this mark can cause injury to humans and damage to materials