

UBA2028

600 V dimmable power IC for Compact Fluorescent Lamps

Rev. 00.01 — June 2006

Product data sheet

1. General description

The UBA2028 is a high voltage power IC intended to drive and control electronically ballasted Compact Fluorescent Lamps (CFLs). The IC includes a half bridge power circuit, a dim function, a high voltage level-shift circuit, an oscillator function, a lamp voltage monitor, a current control function, a timer function and protections.

2. Features

- two internal 600V, 3Ohm max NMOST half bridge powers
- For steady state currents up to 280mA
- For ignition currents up to 1.5A
- Adjustable preheat time
- Adjustable preheat current
- Current controlled operating
- Single ignition attempt
- Adaptive non-overlap time control
- Integrated high-voltage level-shift function
- Power-down function
- Protection against lamp failures or lamp removal
- Capacitive mode protection

3. Applications

- 5 .. 25 W dimmable Compact Fluorescent Lamps.



4. Quick reference data

Table 1. Quick reference data

$V_{DD} = 13 \text{ V}$; $V_{FVDD} - V_{SH} = 13 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; all voltages are referenced to GND; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Start-up state						
$V_{DD(\text{start})}$	oscillator start supply voltage		12.4	13.0	13.6	V
$V_{DD(\text{stop})}$	oscillator stop supply voltage		8.6	9.1	9.6	V
$I_{DD(\text{start})}$	oscillator start-up supply current	$V_{DD} < V_{DD(\text{start})}$	-	170	200	μA
High-voltage supply						
V_{DC}	high-side supply voltage	$I_{DC} < 30 \mu\text{A}; t < 1 \text{ s}$	-	-	600	V
Reference voltage						
V_{VREF}	reference voltage	$I_L = 10 \mu\text{A}$	2.86	2.95	3.04	V
Voltage controlled oscillator						
f_{max}	maximum bridge frequency	$C_F=100\text{pF}$	90	100	110	kHz
f_{min}	minimum bridge frequency	$C_F=100\text{pF}$	38.9	40.5	42.1	kHz
Half bridge power transistors						
R_{on}	on resistance half bridge power				3	Ohm
$I_{D(\text{pulse})}$	pulsed drain current, tp limited by $T < T_{j\text{max}}$				1.5	A
Preheat current sensor						
V_{ph}	preheat voltage		0.57	0.60	0.63	V
Lamp voltage sensor						
$V_{\text{lamp(fail)}}$	lamp fail voltage		0.77	0.81	0.85	V
$V_{\text{lamp(max)}}$	maximum lamp voltage		1.44	1.49	1.54	V
Average current sensor						
V_{offset}	offset voltage	$V_{CS} = 0 \text{ V to } 2.5 \text{ V}$	-2	0	+2	mV
g_m	transconductance	$f = 1 \text{ kHz}$	1900	3800	5700	$\mu\text{A/mV}$
Preheat timer						
t_{ph}	preheat time	$C_{CT} = 330 \text{ nF}; R_{I\text{REF}} = 33 \text{ k}\Omega$	1.6	1.8	2.0	s
V_{OL}	LOW-level output voltage		-	1.4	-	V
V_{OH}	HIGH-level output voltage		-	3.6	-	V

Table 2. Ordering information

Type number	Package			Version
	Name	Description		
UBA2028T	SO20L	plastic small outline package; 20 leads; body width 7.5 mm		SOT163-1

5. Ordering information

6. Block diagram





Fig 1. Block diagram

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
VDC	1	high voltage input
FV _{DD}	2	floating supply voltage; supply for high-side switch
FV _{DD}	3	floating supply voltage; supply for high-side switch
GND	4	ground
ACM	5	capacitive mode input
LVS	6	lamp voltage sensor input
VREF	7	reference voltage output
CSP	8	positive input for the average current sensor
CSN	9	negative input for the average current sensor
CT	10	preheat timer output
CSW	11	input of voltage controlled oscillator
CF	12	voltage controlled oscillator output
IREF	13	internal reference current input
GND	14	ground
GLo	15	gate output for the low-side switch, must be wired to pin 18
V _{DD}	16	low-voltage supply
PCS	17	preheat current sensor input
GLi	18	gate input for the low-side switch, must be wired to pin 15.
SH	19	source for the high-side switch
PGND	20	powerground, source low side switch

8. Functional description

8.1 Start-up state

Initial start-up can be achieved by charging the low-voltage supply capacitor C7 (see [Figure 7](#)) via an external start-up resistor. Start-up of the circuit is achieved under the condition that both half-bridge transistors TR1 and TR2 are non-conductive. The circuit will be reset in the start-up state. If the low-voltage supply (V_{DD}) reaches the value of $V_{DD(\text{start})}$ the circuit will start oscillating. A DC reset circuit is incorporated in the High-Side (HS) driver. Below the lock-out voltage at the FV_{DD} pin the output voltage ($V_{GH} - V_{SH}$) is zero. The voltages at pins CF and CT are zero during the start-up state.

8.2 Oscillation

The internal oscillator is a Voltage Controlled Oscillator (VCO) circuit which generates a sawtooth waveform between the $V_{CF(\text{high})}$ level and 0 V. The frequency of the sawtooth is determined by capacitor C_{CF}, resistor R_{IREF}, and the voltage at pin CSW. The minimum and maximum switching frequencies are determined by R_{IREF} and C_{CF}; their ratio is internally fixed. The sawtooth frequency is twice the half-bridge frequency. The UBA2028 brings the transistors TR1 and TR2 into conduction alternately with a duty cycle of approximately 50 %. An overview of the oscillator signal and driver signals is illustrated in [Figure 3](#). The oscillator starts oscillating at f_{max}. During the first switching cycle the Low-Side (LS) transistor is switched on. The first conducting time is made extra long to enable the bootstrap capacitor to charge.

8.3 Adaptive non-overlap

The non-overlap time is realized with an adaptive non-overlap circuit (ANT). By using an adaptive non-overlap circuit, the application can determine the duration of the non-overlap time and make it optimum for each frequency; see [Figure 3](#). The non-overlap time is determined by the slope of the half-bridge voltage, and is detected by the signal across resistor R16 which is connected directly to pin ACM. The minimum non-overlap time is internally fixed. The maximum non-overlap time is internally fixed at approximately 25 % of the bridge period time. An internal filter of 30 ns is included at the ACM pin to increase the noise immunity.

8.4 Timing circuit

A timing circuit is included to determine the preheat time and the ignition time. The circuit consists of a clock generator and a counter.

The preheat time is defined by C_{CT} and R_{IREF} and consists of 7 pulses at C_{CT}; the maximum ignition time is 1 pulse at C_{CT}. The timing circuit starts operating after the start-up state, as soon as the low supply voltage (V_{DD}) has reached $V_{DD(\text{start})}$ or when a critical value of the lamp voltage ($V_{\text{lamp(fail)}}$) is exceeded. When the timer is not operating C_{CT} is discharged to 0 V at 1 mA.

8.5 Preheat state

After starting at f_{max} , the frequency decreases until the momentary value of the voltage across sense resistor R14 reaches the internally fixed preheat voltage level (pin PCS). At crossing the preheat voltage level, the output current of the Preheat Current Sensor (PCS) circuit discharges the capacitor C_{CSW} , thus raising the frequency. The preheat time begins at the moment that the circuit starts oscillating. During the preheat time the Average Current Sensor (ACS) circuit is disabled. An internal filter of 30 ns is included at pin PCS to increase the noise immunity.

8.6 Ignition state

After the preheat time the ignition state is entered and the frequency will sweep down due to charging of the capacitor at pin CSW with an internally fixed current; see [Figure 4](#). During this continuous decrease in frequency, the circuit approaches the resonant frequency of the load. This will cause a high voltage across the load, which normally ignites the lamp. The ignition voltage of a lamp is designed above the $V_{lamp(fail)}$ level. If the lamp voltage exceeds the $V_{lamp(fail)}$ level the ignition timer is started.

8.7 Burn state

If the lamp voltage does not exceed the $V_{lamp(max)}$ level the voltage at pin CSW will continue to increase until the clamp level at pin CSW is reached; see [Figure 4](#). As a consequence the frequency will decrease until the minimum frequency is reached.

When the frequency reaches its minimum level it is assumed that the lamp has ignited and the circuit will enter the burn state. The Average Current Sensor (ACS) circuit will be enabled. As soon as the averaged voltage across sense resistor R14, measured at pin CSN, reaches the reference level at pin CSP, the average current sensor circuit will take over the control of the lamp current. The average current through R14 is transferred to a voltage at the voltage controlled oscillator and regulates the frequency and, as a result, the lamp current.

8.8 Lamp failure mode

8.8.1 During ignition state

If the lamp does not ignite, the voltage level increases. When the lamp voltage exceeds the $V_{lamp(max)}$ level, the voltage will be regulated at the $V_{lamp(max)}$ level; see [Figure 5](#). When the $V_{lamp(fail)}$ level is crossed the ignition timer has already started. If the voltage at pin LVS is above the $V_{lamp(fail)}$ level at the end of the ignition time the circuit stops oscillating and is forced into the Power-down mode. The circuit will be reset only when the supply voltage is powered down.

8.8.2 During burn state

If the lamp fails during normal operation, the voltage across the lamp will increase and the lamp voltage will exceed the $V_{lamp(fail)}$ level; see [Figure 6](#). At that moment the ignition timer is started. If the lamp voltage increases further it will reach the $V_{lamp(max)}$ level. This forces the circuit to re-enter the ignition state and results in an attempt to re-ignite the lamp. If during restart the lamp still fails, the voltage remains high until the end of the ignition time. At the end of the ignition time the circuit stops oscillating and the circuit will enter the Power-down mode.

8.9 Power-down mode

The Power-down mode will be entered if, at the end of the ignition time, the voltage at pin LVS is above $V_{\text{lamp(fail)}}$. In the Power-down mode the oscillator will be stopped and both TR1 and TR2 will be non-conductive. The V_{DD} supply is internally clamped. The circuit is released from the Power-down mode by lowering the low-voltage supply below $V_{\text{DD(reset)}}$.

8.10 Capacitive mode protection

The signal across R16 also gives information about the switching behavior of the half bridge. If, after the preheat state, the voltage across the ACM resistor (R16) does not exceed the V_{CMD} level during the non-overlap time, the Capacitive Mode Detection circuit (CMD) assumes that the circuit is in the capacitive mode of operation. As a consequence the frequency will directly be increased to f_{max} . The frequency behavior is decoupled from the voltage at pin CSW until C_{CSW} has been discharged to zero.

8.11 Charge coupling

Due to parasitic capacitive coupling to the high voltage circuitry all pins are burdened with a repetitive charge injection. Given the typical application the pins IREF and CF are sensitive to this charge injection. For charge coupling of approximately 8 pC, a safe functional operation of the IC is guaranteed, independent of the current level.

Charge coupling at current levels below 50 μA will not interfere with the accuracy of the V_{CS} , V_{PCS} and V_{ACM} levels.

Charge coupling at current levels below 20 μA will not interfere with the accuracy of any parameter.

8.12 Design equations

The following design equations are used to calculate the desired preheat time, the maximum ignition time, and the minimum and the maximum switching frequency.



$$t_{ph} = 1.8 \times \frac{C_{CT}}{330 \times 10^{-9}} \times \frac{R_{IREF}}{33 \times 10^3} \quad (1)$$

$$t_{ign} = 0.26 \times \frac{C_{CT}}{330 \times 10^{-9}} \times \frac{R_{IREF}}{33 \times 10^3} \quad (2)$$

$$f_{min} = 40.5 \times 10^3 \times \frac{100 \times 10^{-12}}{C_{CF}} \times \frac{33 \times 10^3}{R_{IREF}} \quad (3)$$

$$f_{max} = 2.5 \times f_{min} \quad (4)$$

Start of ignition is defined as the moment at which the measured lamp voltage crosses the $V_{\text{lamp(fail)}}$ level; see [Section 8.8](#).






Fig 5. Failure mode during ignition




Fig 6. Failure mode during burn

9. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DC}	high-side supply voltage	operating ; during 1 s	-	600	V
		operating	-	510	V
$I_{D1,puls}$	pulsed drain current of T1, tp limited by T_{jmax}	$T < T_{jmax}$		1.5	A
$I_{D2,puls}$	pulsed drain current of T2, tp limited by T_{jmax}	$T < T_{jmax}$		1.5	A
V_{VDD}	voltage at pin V_{DD}		-	14	V
V_{FVDD}	voltage at pin F_{VDD}	with respect to SH	0	14	V
V_{ACM}	voltage at pin ACM		-5	+5	V
V_{PCS}	voltage at pin PCS		-5	+5	V
V_{LVS}	voltage at pin LVS		0	5	V
V_{CSP}	voltage at pin CSP		0	5	V
V_{CSN}	voltage at pin CSN		-0.3	+5	V
V_{CSW}	voltage at pin CSW		0	5	V
T_{amb}	ambient temperature		-25	+80	°C
T_j	junction temperature		-25	+150	°C
T_{stg}	storage temperature		-55	+150	°C
V_{esd}	electrostatic discharge voltage				
	V_{DC}	[1]		1500	V
	F_{VDD} , SH	[1]		1000	V
	GLI	[1]		<500	V
	GLI	[1]		150	V

[1] In accordance with the human body model, i.e. equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

10. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient SO20L	in free air	75	K/W

11. Characteristics

Table 6. Characteristics

$V_{DD} = 13 \text{ V}$; $V_{FVDD} - V_{SH} = 13 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; all voltages referenced to GND; see test circuit of [Figure 7](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Start-up state: pin V_{DD}						
V_{DD}	supply voltage for defined driver output	$\text{TR1} = \text{off}; \text{TR2} = \text{off}$	-	-	6	V
$V_{DD(\text{reset})}$	reset supply voltage	$\text{TR1} = \text{off}; \text{TR2} = \text{off}$	4.5	5.5	7.0	V
$V_{DD(\text{stop})}$	oscillator stop supply voltage		8.6	9.1	9.6	V
$V_{DD(\text{start})}$	oscillator start supply voltage		12.4	13.0	13.6	V
$V_{DD(\text{hys})}$	start-stop hysteresis supply voltage		3.5	3.9	4.4	V
$V_{DD(\text{clamp})}$	clamp supply voltage	Power-down mode	10	11	12	V
$I_{DD(\text{start})}$	start-up supply current	$V_{DD} < V_{DD(\text{start})}$	-	170	200	μA
$I_{DD(\text{pd})}$	power-down supply current	$V_{DD} = 9 \text{ V}$	-	170	200	μA
I_{DD}	operating supply current	$f_{\text{bridge}} = 40 \text{ kHz}$ without gate drive T1 and T2	-	1.5	2.2	mA
High-voltage supply: pins V_{DC}, GH, SH and FV_{DD}						
I_L	leakage current	600 V at high-voltage pins	-	-	30	μA
Reference voltage: pin V_{REF}						
V_{VREF}	reference voltage	$I_L = 10 \mu\text{A}$	2.86	2.95	3.04	V
ΔV_{VREF}	reference voltage stability	$I_L = 10 \mu\text{A}; T_{amb} = 25 \text{ }^{\circ}\text{C} \text{ to } 150 \text{ }^{\circ}\text{C}$	-	-0.64	-	%
I_{source}	source current		1	-	-	mA
I_{sink}	sink current		1	-	-	mA
Z_o	output impedance	$I_L = 1 \text{ mA}$ source	-	3.0	-	Ω
Current supply: pin I_{REF}						
V_I	input voltage		-	2.5	-	V
I_I	reference input current range		65	-	95	μA
Voltage controlled oscillator						
Output: pin CSW						
V_o	output control voltage		2.7	3.0	3.3	V
V_{clamp}	clamp voltage	burn state	2.8	3.1	3.4	V
Voltage controlled oscillator output: pin CF						
f_{\max}	maximum bridge frequency	$C_F = 100 \text{ pF}$	90	100	110	kHz
f_{\min}	minimum bridge frequency	$C_F = 100 \text{ pF}$	38.9	40.5	42.1	kHz
Δf_{stab}	frequency stability	$T_{amb} = -20 \text{ }^{\circ}\text{C} \text{ to } +80 \text{ }^{\circ}\text{C}$	-	1.3	-	%
t_{start}	first output oscillator stroke time		-	50	-	μs
$t_{\text{no(min)}}$	minimum non-overlap time	GH to GL	0.68	0.90	1.13	μs
		GL to GH	0.75	1.00	1.25	μs
$t_{\text{no(max)}}$	maximum non-overlap time	$f_{\text{bridge}} = 40 \text{ kHz}$	[1]	-	7.5	μs
$V_{CF(\text{high})}$	high-level oscillator output voltage	$f = f_{\min}$	-	2.5	-	V

Table 6. Characteristics ...continued

$V_{DD} = 13 \text{ V}$; $V_{FVDD} - V_{SH} = 13 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; all voltages referenced to GND; see test circuit of [Figure 7](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_o(\text{start})$	oscillator output start current	$V_{CF} = 1.5 \text{ V}$	3.8	4.5	5.2	μA
$I_o(\text{min})$	minimum oscillator output current	$V_{CF} = 1.5 \text{ V}$	-	21	-	μA
$I_o(\text{max})$	maximum oscillator output current	$V_{CF} = 1.5 \text{ V}$	-	54	-	μA

Output drivers

High-side driver output: pin GH

V_{OH}	HIGH-level output voltage	$I_o = 10 \text{ mA}$	12.5	-	-	V
V_{OL}	LOW-level output voltage	$I_o = 10 \text{ mA}$	-	-	0.5	V
$I_o(\text{source})$	output source current	$V_{GH} - V_{SH} = 0 \text{ V}$	135	180	235	mA
$I_o(\text{sink})$	output sink current	$V_{GH} - V_{SH} = 13 \text{ V}$	265	330	415	mA
R_{on}	on resistance	$I_o = 10 \text{ mA}$	32	39	45	Ω
R_{off}	off resistance	$I_o = 10 \text{ mA}$	16	21	26	Ω

Low-side driver output: pin GL

V_{OH}	HIGH-level output voltage	$I_o = 10 \text{ mA}$	12.5	-	-	V
V_{OL}	LOW-level output voltage	$I_o = 10 \text{ mA}$	-	-	0.5	V
$I_o(\text{source})$	output source current	$V_{GL} = 0$	135	200	235	mA
$I_o(\text{sink})$	output sink current	$V_{GL} = 13 \text{ V}$	265	330	415	mA
R_{on}	on resistance	$I_o = 10 \text{ mA}$	32	39	45	Ω
R_{off}	off resistance	$I_o = 10 \text{ mA}$	16	21	26	Ω

Power transistors

$R_{ON,T1}$	on resistance high side power		-	-	3	Ω
$R_{ON,T2}$	on resistance low side power		-	-	3	Ω
$R_{on, Tcoeff}$	$R_{on150oC} / R_{on25oC}$		-	2.7	-	Ω

Floating supply voltage: pin FV_{DD}

V_{FVDD}	lockout voltage		2.8	3.5	4.2	V
I_{FVDD}	floating well supply current	DC level at $V_{GH} - V_{SH} = 13 \text{ V}$	-	35	-	μA

Bootstrap diode

V_{boot}	bootstrap diode forward drop voltage	$I = 5 \text{ mA}$	1.3	1.7	2.1	V
------------	--------------------------------------	--------------------	-----	-----	-----	---

Preheat current sensor

Input: pin PCS

I_i	input current	$V_{PCS} = 0.6 \text{ V}$	-	-	1	μA
V_{ph}	preheat voltage		0.57	0.60	0.63	V

Output: pin CSW

$I_o(\text{source})$	output source current	$V_{CSW} = 2.0 \text{ V}$	9.0	10	11	μA
$I_o(\text{sink})$	output sink current	$V_{CSW} = 2.0 \text{ V}$	-	10	-	μA

Adaptive non-overlap and capacitive mode detection; pin ACM

I_i	input current	$V_{ACM} = 0.6 \text{ V}$	-	-	1	μA
-------	---------------	---------------------------	---	---	---	---------------

Table 6. Characteristics ...continued

$V_{DD} = 13 \text{ V}$; $V_{FVDD} - V_{SH} = 13 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; all voltages referenced to GND; see test circuit of [Figure 7](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CMDP}	positive capacitive mode detection voltage		80	100	120	mV
V_{CMDN}	negative capacitive mode detection voltage		-68	-85	-102	mV
Input: pin LVS						
I_i	input current	$V_{LVS} = 0.81 \text{ V}$	-	-	1	μA
$V_{lamp(fail)}$	lamp fail voltage		0.77	0.81	0.85	V
$V_{lamp(fail)(hys)}$	lamp fail hysteresis voltage		119	144	169	mV
$V_{lamp(max)}$	maximum lamp voltage		1.44	1.49	1.54	V
Output: pin CSW						
$I_o(\text{sink})$	output sink current	$V_{CSW} = 2.0 \text{ V}$	27	30	33	μA
$I_o(\text{source})$	ignition output source current	$V_{CSW} = 2.0 \text{ V}$	9.0	10	11	μA
Average current sensor						
Input: pins CSP and CSN						
I_i	input current	$V_{CS} = 0 \text{ V}$	-	-	1	μA
V_{offset}	offset voltage	$V_{CSP} = V_{CSN} = 0 \text{ V}$ to 2.5 V	-2	0	+2	mV
g_m	transconductance	$f = 1 \text{ kHz}$	1900	3800	5700	$\mu\text{A}/\text{mV}$
Output: pin CSW						
I_o	output current	source and sink; $V_{CSW} = 2 \text{ V}$	85	95	105	μA
Preheat timer; pin CT						
t_{ph}	preheat time	$C_{CT} = 330 \text{ nF}$; $R_{IREF} = 33 \text{ k}\Omega$	1.6	1.8	2.0	s
t_{ign}	ignition time	$C_{CT} = 330 \text{ nF}$; $R_{IREF} = 33 \text{ k}\Omega$	-	0.32	-	s
I_o	output current	$V_{CT} = 2.5 \text{ V}$	5.5	5.9	6.3	μA
V_{OL}	LOW-level output voltage		-	1.4	-	V
V_{OH}	HIGH-level output voltage		-	3.6	-	V
V_{hys}	output hysteresis voltage		2.05	2.20	2.35	V

- [1] The maximum non-overlap time is determined by the level of the CF signal. If this signal exceeds a level of 1.25 V, the non-overlap will end, resulting in a maximum non-overlap time of 7.5 μs at a bridge frequency of 40 kHz.

12. Application information




Fig 7. Test and application circuit

13. Test information


13.1 Quality information

The General Quality Specification for Integrated Circuits, SNW-FQ-611 is applicable.

14. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.65 0.1	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT163-1	075E04	MS-013				99-12-27 03-02-19

Fig 8. Package outline SOT109-1 (SO16)

15. Soldering

15.1 Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

15.2 Through-hole mount packages

15.2.1 Soldering by dipping or by solder wave

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

15.2.2 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 °C and 400 °C, contact may be up to 5 seconds.

15.3 Surface mount packages

15.3.1 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages

- for packages with a thickness ≥ 2.5 mm
- for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

15.3.2 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

15.3.3 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

15.4 Package related soldering information

Table 7. Suitability of IC packages for wave, reflow and dipping soldering methods

Mounting	Package ^[1]	Soldering method		
		Wave	Reflow ^[2]	Dipping
Through-hole mount	CPGA, HCPGA	suitable	–	–
	DBS, DIP, HDIP, RDBS, SDIP, SIL	suitable ^[3]	–	suitable
Through-hole-surface mount	PMFP ^[4]	not suitable	not suitable	–
Surface mount	BGA, HTSSON..T ^[5] , LBGA, LFBGA, SQFP, SSOP..T ^[5] , TFBGA, VFBGA, XSON	not suitable	suitable	–
	DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[6]	suitable	–
	PLCC ^[7] , SO, SOJ	suitable	suitable	–
	LQFP, QFP, TQFP	not recommended ^{[7][8]}	suitable	–
	SSOP, TSSOP, VSO, VSSOP	not recommended ^[9]	suitable	–
	CWQCCN..L ^[10] , WQCCN..L ^[10]	not suitable	not suitable	–

- [1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note* (AN01026); order a copy from your Philips Semiconductors sales office.
- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.
- [3] For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- [4] Hot bar soldering or manual soldering is suitable for PMFP packages.
- [5] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding $217^{\circ}\text{C} \pm 10^{\circ}\text{C}$ measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [6] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [7] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [8] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (*e*) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (*e*) equal to or smaller than 0.65 mm.
- [9] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (*e*) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (*e*) equal to or smaller than 0.5 mm.
- [10] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.

16. Revision history

Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
UBA2028	June 2006	Product data sheet	-	-	-

16.1 Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16.2 Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

16.4 Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

16.3 Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

16.5 Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description.....	1	16.4	Trademarks	20
2	Features	1	16.5	Contact information	20
3	Applications	1	17	Contents.....	21
4	Quick reference data	2			
5	Ordering information.....	3			
6	Block diagram	3			
7	Pinning information.....	4			
7.1	Pinning	4			
7.2	Pin description	4			
8	Functional description	5			
8.1	Start-up state	5			
8.2	Oscillation.....	5			
8.3	Adaptive non-overlap	5			
8.4	Timing circuit.....	5			
8.5	Preheat state	6			
8.6	Ignition state	6			
8.7	Burn state	6			
8.8	Lamp failure mode	6			
8.8.1	During ignition state	6			
8.8.2	During burn state	6			
8.9	Power-down mode	7			
8.10	Capacitive mode protection	7			
8.11	Charge coupling	7			
8.12	Design equations	7			
9	Limiting values.....	10			
10	Thermal characteristics	10			
11	Characteristics.....	11			
12	Application information.....	14			
13	Test information.....	14			
13.1	Quality information	14			
14	Package outline	15			
15	Soldering	16			
15.1	Introduction	16			
15.2	Through-hole mount packages.....	16			
15.2.1	Soldering by dipping or by solder wave	16			
15.2.2	Manual soldering	16			
15.3	Surface mount packages	16			
15.3.1	Reflow soldering	16			
15.3.2	Wave soldering	17			
15.3.3	Manual soldering	17			
15.4	Package related soldering information	18			
16	Revision history.....	19			
16.1	Data sheet status	20			
16.2	Definitions.....	20			
16.3	Disclaimers.....	20			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.