National
Semiconductor

LM98714

Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output

General Description

The LM98714 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for Contact Image Sensors and CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a +/-9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three inputs. The signals are then routed to a 45MHz high performance analog-to-digital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of -74dB. The 16-bit ADC has excellent dynamic performance making the LM98714 transparent in the image reproduction chain.

Applications

- Multi-Function Peripherals
- Facsimile Equipment
- Flatbed or Handheld Color Scanners
- High-speed Document Scanner

Features

- LVDS/CMOS Outputs
- LVDS/CMOS Pixel Rate Input Clock or ADC Input Clock
- CDS or S/H Processing for CCD or CIS sensors

- Independent Gain/Offset Correction for Each Channel
- Digital Black Level Correction Loop for Each Channel
- Programmable Input Clamp Voltage
- Flexible CCD/CIS Sensor Timing Generator

Key Specifications

Maximum Input Level	1.2 or 2.4 Volt Modes
	(both with + or - polarity option)
ADC Resolution	16-Bit
ADC Sampling Rate	45 MSPS
INL	+/- 23 LSB (typ)
Channel Sampling Rate	15/22.5/30 MSPS
PGA Gain Steps	256 Steps
PGA Gain Range	0.7 to 7.84x
Analog DAC Resolution	+/-9 Bits
Analog DAC Range	+/-300mV or +/-600mV
Digital DAC Resolution	+/-6 Bits
Digital DAC Range	-1024 LSB to + 1008 LSB
SNR	-74dB (@0dB PGA Gain)
Power Dissipation	505mW (LVDS) 610mW (CMOS)
Operating Temp	0 to 70˚C
Supply Voltage	3.3V Nominal (3.0V to 3.6V range)

System Block Diagram

20105370

LM98714 Overall Chip Block Diagram

FIGURE 1. Chip Block Diagram

20105301

LM98714 Pin Out Diagram

	Pin			Pin	
CLK3	1		48		CLK4
CLK2	2		47		V_C
CLK1	3		46		DGND
SH	4		45		CLK5
$\overline{RESET}$	5		44		CLK6
SH_R	6		43		CLK7
SDIO	7		42		CLK8
SCLK	8		41		CLK9
$\overline{SEN}$	9		40		CLKOUT/CLK10
AGND	10		39		V_D
V_A	11		38		DGND
VREFB	12	48 Pin TSSOP	37		DOUT0/TXOUT0-
VREFT	13	(not to scale)	36		DOUT1/TXOUT0+
V_A	14		35		DOUT2/TXOUT1-
AGND	15		34		DOUT3/TXOUT1+
VCLP	16		33		DOUT4/TXOUT2-
V_A	17		32		DOUT5/TXOUT2+
AGND	18		31		DOUT6/TXCLK-
OS_R	19		30		DOUT7/TXCLK+
AGND	20		29		INCLK-
OS_G	21		28		INCLK+
AGND	22		27		DVB
OS_B	23		26		V_R
AGND	24		25		DGND

20105302

FIGURE 2. LM98714 Pin Out Diagram

Typical Application Diagram

FIGURE 3. Typical Application Diagram

* 100Ω used for LVDS INCLK only.
If using CMOS INCLK, 100Ω is removed and INCLK- connected to DGND.

Pin Descriptions

Pin	Name	I/O	Typ	Res	Description
1	CLK3	O	D	PU	Configurable sensor control output.
2	CLK2	O	D	PD	Configurable sensor control output.
3	CLK1	O	D	PU	Configurable sensor control output.
4	SH	O	D	PD	Sensor - Shift or transfer control signal for CCD and CIS sensors.
5	$\overline{RESET}$	I	D	PU	Active-low master reset. NC when function not being used.
6	SH_R	I	D	PD	External request for an SH pulse.
7	SDIO	I/O	D		Serial Interface Data Input
8	SCLK	I	D	PD	Serial Interface shift register clock.
9	$\overline{SEN}$	I	D	PU	Active-low chip enable for the Serial Interface.
10	AGND		P		Analog ground return.
11	V_A		P		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
12	VREFB	O	A		Bottom of ADC reference. Bypass with a 0.1µF capacitor to ground.
13	VREFT	O	A		Top of ADC reference. Bypass with a 0.1µF capacitor to ground.
14	V_A		P		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
15	AGND		P		Analog ground return.
16	VCLP	IO	A		Input Clamp Voltage. Normally bypassed with a 0.1µF, and a 4.7µF capacitor to AGND. An external reference voltage may be applied to this pin.
17	V_A		P		Analog power supply. Bypass voltage source with 4.7µF and pin with 0.1µF to AGND.
18	AGND		P		Analog ground return.
19	OS_R	I	A		Analog input signal. Typically sensor Red output AC-coupled thru a capacitor.
20	AGND		P		Analog ground return.
21	OS_G	I	A		Analog input signal. Typically sensor Green output AC-coupled thru a capacitor.
22	AGND		P		Analog ground return.
23	OS_B	I	A		Analog input signal. Typically sensor Blue output AC-coupled thru a capacitor.
24	AGND		P		Analog ground return.
25	DGND		P		Digital ground return.
26	V_R		P		Power supply input for internal voltage reference generator. Bypass this supply pin with a 0.1µF capacitor.
27	DVB	O	P		Digital Core Voltage bypass. Not an input. Bypass with 0.1µF capacitor to DGND.
28	INCLK+	I	D		Clock Input. Non-Inverting input for LVDS clocks or CMOS clock input. CMOS clock is selected when pin 29 is held at DGND, otherwise clock is configured for LVDS operation.
29	INCLK-	I	D		Clock Input. Inverting input for LVDS clocks, connect to DGND for CMOS clock.
30	DOUT7/ TXCLK+	O	D		Bit 7 of the digital video output bus in CMOS Mode, LVDS Frame Clock+ in LVDS Mode.
31	DOUT6/ TXCLK-	O	D		Bit 6 of the digital video output bus in CMOS Mode, LVDS Frame Clock- in LVDS Mode.
32	DOUT5/ TXOUT2+	O	D		Bit 5 of the digital video output bus in CMOS Mode, LVDS Data Out2+ in LVDS Mode.
33	DOUT4/ TXOUT2-	O	D		Bit 4 of the digital video output bus in CMOS Mode, LVDS Data Out2- in LVDS Mode.
34	DOUT3/ TXOUT1+	O	D		Bit 3 of the digital video output bus in CMOS Mode, LVDS Data Out1+ in LVDS Mode.
35	DOUT2/ TXOUT1-	O	D		Bit 2 of the digital video output bus in CMOS Mode, LVDS Data Out1- in LVDS Mode.

Pin Descriptions (Continued)

Pin	Name	I/O	Typ	Res	Description
36	DOUT1/ TXOUT0+	O	D		Bit 1 of the digital video output bus in CMOS Mode, LVDS Data Out0+ in LVDS Mode.
37	DOUT0/ TXOUT0-	O	D		Bit 0 of the digital video output bus in CMOS Mode, LVDS Data Out0- in LVDS Mode.
38	DGND		P		Digital ground return.
39	V_D		P		Power supply for the digital circuits. Bypass this supply pin with 0.1µF capacitor. A single 4.7µF capacitor should be used between the supply and the VD, VR and VC pins.
40	CLKOUT/ CLK10	O	D	PD	Output clock for registering output data when using CMOS outputs, or configurable sensor control output.
41	CLK9	O	D	PD	Configurable sensor control output.
42	CLK8	O	D	PD	Configurable sensor control output.
43	CLK7	O	D	PD	Configurable sensor control output.
44	CLK6	O	D	PU	Configurable sensor control output.
45	CLK5	O	D	PD	Configurable sensor control output.
46	DGND		P		Digital ground return.
47	V_C		P		Power supply for the sensor control outputs. Bypass this supply pin with 0.1µF capacitor.
48	CLK4	O	D	PD	Configurable sensor control output.

(I=Input), (O=Output), (IO=Bi-directional), (P=Power), (D=Digital), (A=Analog), (PU=Pull Up with an internal resistor), (PD=Pull Down with an internal resistor.).

Absolute Maximum Ratings (Notes 2, 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (VA,VR,VD,VC)	4.2V
Voltage on Any Input Pin	−0.3V to
(Not to exceed 4.2V)	(VA + 0.3V)
Voltage on Any Output Pin	−0.3V to
(execpt DVB and not to exceed 4.2V)	(VA + 0.3V)
DVB Output Pin Voltage	2.0V
Input Current at any pin other than Supply Pins (Note 3)	±25 mA
Package Input Current (except Supply Pins) (Note 3)	±50 mA
Maximum Junction Temperature (TA)	150˚C

Thermal Resistance (θ_{JA})	66˚C/W
Package Dissipation at T_A = 25˚C (Note 4)	1.89W
ESD Rating (Note 5)	
Human Body Model	2500V
Machine Model	250V
Storage Temperature	−65˚C to +150˚C

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

Operating Ratings (Notes 1, 2)

Operating Temperature Range	$0˚C \leq T_A \leq +70˚C$
All Supply Voltage	+3.0V to +3.6V

Electrical Characteristics

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX};** all other limits T_A = 25˚C.

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
CMOS Digital Input DC Specifications (RESETb, SH_R, SCLK, SENb)						
V_{IH}	Logical "1" Input Voltage		2.0			V
V_{IL}	Logical "0" Input Voltage				0.8	V
I_{IH}	Logical "1" Input Current	V_{IH} = VD				
		$\overline{RESET}$		235		nA
		SH_R, SCLK		70		µA
		$\overline{SEN}$		130		nA
I_{IL}	Logical "0" Input Current	VIL = DGND				
		$\overline{RESET}$		70		µA
		SH_R, SCLK		235		nA
		$\overline{SEN}$		70		µA
CMOS Digital Output DC Specifications (SH, CLK1 to CLK10, CMOS Data Outputs)						
V_{OH}	Logical "1" Output Voltage	I_{OUT} = -0.5mA	2.95			V
V_{OL}	Logical "0" Output Voltage	I_{OUT} = 1.6mA			0.25	V
I_{OS}	Output Short Circuit Current	V_{OUT} = DGND		16		mA
		V_{OUT}= VD		-20		
I_{OZ}	CMOS Output TRI-STATE Current	V_{OUT} = DGND		20		nA
		V_{OUT} = VD		-25		
CMOS Digital Input/Output DC Specifications (SDIO)						
I_{IH}	Logical "1" Input Current	V_{IH} = VD		90		nA
I_{IL}	Logical "0" Input Current	V_{IL} = DGND		90		nA
LVDS/CMOS Clock Receiver DC Specifications (INCLK+ and INCLK- Pins)						
V_{IHL}	Differential LVDS Clock High Threshold Voltage	R_L = 100W V_{CM} (LVDS Input Common Mode Voltage)= 1.25V			100	mV
V_{ILL}	Differential LVDS Clock Low Threshold Voltage		-100			mV

Electrical Characteristics (Continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX};** all other limits T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
V_{IHC}	CMOS Clock High Threshold Voltage	INCLK- = DGND	2.0			V
V_{ILC}	CMOS Clock Low Threshold Voltage				0.8	V
I_{IHL}	CMOS Clock Input High Current				280	μA
I_{ILC}	CMOS Clock Input Low Current				-150	μA
LVDS Output DC Specifications						
V_{OD}	Differential Output Voltage	R_L = 100Ω	180	328	450	mV
V_{OS}	LVDS Output Offset Voltage		1.17	1.23	1.3	V
I_{OS}	Output Short Circuit Current	V_{OUT} = 0V, R_L = 100Ω		7.9		mA
Power Supply Specifications						
IA	VA Analog Supply Current	VA Normal State	60	97	125	mA
		VA Low Power State (Powerdown)	12	23	32	mA
IR	VR Digital Supply Current	VR Normal State (LVDS Outputs)	30	64	75	mA
		CMOS Output Data Format	15	47	55	mA
		LVDS Output Data Format with Data Outputs Disabled		47		mA
ID	VD Digital Output Driver Supply Current	LVDS Output Data Format		0.05		mA
		CMOS Output Data Format (ATE Loading of CMOS Outputs > 50pF)	12		40	mA
IC	VC CCD Timing Generator Output Driver Supply Current	Typical sensor outputs: SH, CLK1=Φ1A, CLK2=Φ2A, CLK3=ΦB, CLK4=ΦC, CLK5=RS, CLK6=CP (ATE Loading of CMOS Outputs > 50pF)	0.5		12	mA
PWR	Average Power Dissipation	LVDS Output Data Format	350	505	650	mW
		CMOS Output Data Format (ATE Loading of CMOS Outputs > 50pF)	380	610	700	mW
Input Sampling Circuit Specifications						
V_{IN}	Input Voltage Level	CDS Gain=1x, PGA Gain=1x		2.3		Vp-p
		CDS Gain=2x, PGA Gain=1x		1.22		

Electrical Characteristics (Continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified.
Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}; all other limits T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
I_{IN_SH}	Sample and Hold Mode Input Leakage Current	Source Followers Off CDS Gain = 1x OS_X = VA (OS_X = AGND)	50 (-70)		70 (-40)	µA
		Source Followers Off CDS Gain = 2x OS_X = VA (OS_X = AGND)	75 (-105)		105 (-75)	µA
		Source Followers On CDS Gain = 2x OS_X = VA (OS_X = AGND)	-200	-10 -16	200	nA
C_{SH}	Sample/Hold Mode Equivalent Input Capacitance (see Figure 11)	CDS Gain = 1x		2.5		pF
		CDS Gain = 2x		4		pF
I_{IN_CDS}	CDS Mode Input Leakage Current	Source Followers Off OS_X = VA (OS_X = AGND)	-300	7 (-25)	300	nA
R_{CLPIN}	CLPIN Switch Resistance (OS_X to VCLP Node in Figure 8)			16	50	Ω
VCLP Reference Circuit Specifications						
	VCLP DAC Resolution			4		Bits
	VCLP DAC Step Size			0.16		V
V_{VCLP}	VCLP DAC Voltage Min Output	VCLP Config. Register = 0001 0000b	0.14	0.26	0.43	V
	VCLP DAC Voltage Max Output	VCLP Config. Register = 0001 1111b	2.38	2.68	2.93	V
	Resistor Ladder Enabled	VCLP Config. Register = 0010 xxxxb	1.54	V_A / 2	1.73	V
I_{SC}	VCLP DAC Short Circuit Output Current	VCLP Config. Register = 0001 xxxxb		30		mA
Black Level Offset DAC Specifications						
	Resolution			10		Bits
	Monotonicity		Guaranteed by characterization			
	Offset Adjustment Range Referred to AFE Input	CDS Gain = 1x Minimum DAC Code = 0x000		-614		mV
		Maximum DAC Code = 0x3FF		614		
		CDS Gain = 2x Minimum DAC Code = 0x000		-307		mV
		Maximum DAC Code = 0x3FF		307		
	Offset Adjustment Range Referred to AFE Output	Minimum DAC Code = 0x000	-16000		-18200	LSB
		Maximum DAC Code = 0x3FF	16000		18200	
	DAC LSB Step Size	CDS Gain = 1x Referred to AFE Output		1.2 (32)		mV (LSB)
DNL	Differential Non-Linearity		-0.95		3.25	LSB

Electrical Characteristics (Continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, C_L = 10pF, and f_{INCLK} = 15MHz unless otherwise specified. **Boldface limits apply for T_A = T_{MIN} to T_{MAX};** all other limits T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
INL	Integral Non-Linearity		-3.1		2.65	LSB
PGA Specifications						
	Gain Resolution			8		Bits
	Monotonicity		colspan Guaranteed by characterization			
	Maximum Gain	CDS Gain = 1x	7.18	7.9	8.77	V/V
		CDS Gain = 1x	17.1	17.9	18.9	dB
	Minimum Gain	CDS Gain = 1x	0.56	0.7	0.82	V/V
		CDS Gain = 1x	-5	-3	-1.72	dB
	PGA Function	Gain (V/V) = (196/(280-PGA Code))				
		Gain (dB) = 20LOG10(196/(280-PGA Code))				
	Channel Matching	Minimum PGA Gain		3		%
		Maximum PGA Gain		12.7		
ADC Specifications						
V_{REFT}	Top of Reference			2.07		V
V_{REFB}	Bottom of Reference			0.89		V
V_{REFT} - V_{REFB}	Differential Reference Voltage		1.07	1.18	1.29	V
	Overrange Output Code			65535		
	Underrange Output Code			0		
Digital Offset "DAC" Specifications						
	Resolution			7		Bits
	Digital Offset DAC LSB Step Size	Referred to AFE Output		16		LSB
	Offset Adjustment Range	Min DAC Code =7b0000000		-1024		
	Referred to AFE Output	Mid DAC Code =7b1000000		0		LSB
		Max DAC Code = 7b1111111		1008		
Full Channel Performance Specifications						
DNL	Differential Non-Linearity		-0.99	0.8/-0.6	2.55	LSB
INL	Integral Non-Linearity		-73	+/-23	78	LSB
SNR	Total Output Noise	Minimum PGA Gain		-79		dB
				7.2		LSB RMS
		PGA Gain = 1x		-74		dB
				13	30	LSB RMS
		Maximum PGA Gain		-56		dB
				104		LSB RMS
	Channel to Channel Crosstalk	Mode 3		47		LSB
		Mode 2		16		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the Operating Ratings is not recommended.

**Note 2:** All voltages are measured with respect to AGND = DGND = 0V, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies (V_{IN} < GND or V_{IN} > V_A or V_D), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA} and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: The analog inputs are protected as shown below. Input voltage magnitudes beyond the supply rails will not damage the device, provided the current is limited per note 3. However, input errors will be generated If the input goes above VA and below AGND.

20105371

Note 8: Typical figures are at T_A = 25˚C, and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Physical Dimensions inches (millimeters) unless otherwise noted

SYMM ℄

12.5±0.1

B

48   25

C

8.1

6.1±0.1

4.05

(9.2) TYP

SYMM ℄

(5.6) TYP

(1.8) TYP

PIN #1 ID

1   24

0.2 A B⑤ C⑤
ALL LEAD TIPS
2 PLACES

(48X 0.3)
(46X 0.5)

LAND PATTERN RECOMENDATION

1.1 MAX

0.1 A

(0.9)

SEE DETAIL A

48X 0.09-0.20

A

0.1±0.05 TYP

48X 0.17-0.27

0.08Ⓜ A B⑤ C⑤

46X 0.5

DIMENSIONS ARE IN MILLIMETERS

R0.09 MIN

(12°) TOP & BOTTOM

R0.09 MIN

GAGE PLANE

0.25

0°-8°

0.6 +0.15/-0.10

SEATING PLANE

(1)

DETAIL A
TYPICAL

MTD48 (Rev E)

48-Lead TSSOP
NS Package Number MTD48

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.