



ELECTRONICS



Product Information

ISSUE DATE : 2005-03-11

MODEL : LTM213U6-L01

Note : This Product information is subject to change after 3 months of issuing date.

Prepared by : LCD Business Technical Customer Service Team

Samsung Electronics Co . , LTD.



Contents

General Description	-----	(4)
1. Absolute Maximum Ratings	-----	(5)
1.1 Absolute ratings of environment		
1.2 Electrical Absolute Ratings		
2. Optical Characteristics	-----	(7)
3. Electrical Characteristics	-----	(12)
3.1 TFT LCD Module		
3.2 Back-light Unit		
4. Block Diagram	-----	(16)
4.1 TFT LCD Module		
4.2 Back-light Unit		
5. Input Terminal Pin Assignment	-----	(17)
5.1 Input Signal & Power		
5.2 LVDS Interface (1)		
5.3 LVDS Interface (2)		
5.4 Back-light Unit		
5.5 Input Signals, Basic Display Colors and Gray Scale of Each Color		
6. Interface Timing	-----	(24)
6.1 Timing Parameters (DE only mode)		
6.2 Timing Diagrams of Interface Signal (DE only mode)		
6.3 Power ON/OFF Sequence		
6.4 V _{DD} Power Dip Condition		
6.5 LVDS Input Characteristics		
7. Outline Dimension	-----	(30)
8. General Precaution	-----	(32)
8.1 Handling		
8.2 Storage		
8.3 Operation		
8.4 Others		

* Revision History

Date	Rev. No	Page	Summary
Nov. 29, 2004	000	All	Product Information of LTM213U6-L01 model was issued first.
Jan. 25, 2005	001	4 7~11 14 27 28	Features : Pb-free configuration added 2. Optical Characteristics : Items below added - G to G response time - Color Chromaticity(CIE 1976) - Color Gray scale Linearity with Note (9) 3.2 BACK-LIGHT UNIT - items on inverter waveform added with Note(5) 6.4 V _{DD} Power Dip Condition added 6.5 LVDS Input Characteristics added
Mar. 04, 2005	002	17~21	5. Input Terminal Pin Assignment - Input pin map changed.
Mar. 14, 2005	003	31	7. Outline Dimension lamp wire's length & position of product's label change -.lamp wire's length : $95 \pm 10 \rightarrow 135 \pm 7\text{mm}$ -.Position of product's label : lower-left $\rightarrow$ lower right

General Description

* Description

LTM213U6-L01 is a color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon TFTs as switching devices. This model is composed of a TFT LCD panel, a driver circuit and a back-light system. The resolution of a 21.3" contains 1600 x 1200 pixels and can display up to 16.7millions colors with wide viewing angles of 89° or higher in all directions.(Vertical viewing angle : 178°, Horizontal viewing angle : 178°)

* Features

- High contrast ratio, high aperture structure
- SPVA(Super Patterned Vertical Alignment) Mode
- Wide viewing angle ($\pm 178^\circ$)
- High speed response
- UXGA(1600 x1200)
- Replaceable 2 triple CCFTs (Cold Cathode Fluorescent Tube)
- Low Power consumption
- DE only mode
- Narrow bezel and compact design
- Pb-free configuration added

* Applications

Workstation & desktop monitors

Display terminals for AV application products

Monitors for industrial machine and medical appliances

* If the module is used to other applications besides the above, please contact SEC in advance.

* General information

Items	Specification	Unit	Note
Display area	432(H) x 324(V)	mm	
Driver element	a-Si TFT active matrix		
Display colors	16.7M (true 8-bit)	colors	
Number of pixels	1600 x 1200	pixel	
Pixel arrangement	RGB vertical stripe		
Pixel pitch	0.270(H) x 0.270(W)	mm	
Display mode	Normally Black		
Surface treatment	Haze 44% , Hard - coating (3H)		

* Mechanical information

Item		Min.	Typ.	Max.	Note
Module size	Horizontal(H)	-	(456.0)	-	mm
	Vertical(V)	-	(349.5)	-	mm
	Depth(D)	-	-	(23.0)	mm
Weight		-	-	(3,550)	g

1. Absolute Maximum Ratings

1.1 Absolute ratings of environment

Item	Symbol	Min.	Max.	Unit	Note
Storage temperature	T _{STG}	-20	65		(1)
Operating temperature (Glass surface temperature)	T _{OPR}	0	50		(1)
Shock (non - operating)	Snop	-	50	G	(2),(4)
Vibration (non - operating)	Vnop	-	1.5	G	(3),(4)

Note (1) Temperature and relative humidity range are shown in the figure below.


90 % RH Max. (40 °C ≥ Ta)

Maximum wet-bulb temperature at 39 °C or less. (Ta > 40 °C) No condensation.

(2) 11ms, sine wave, one time for ±X, ±Y, ±Z axis

(3) 10-300 Hz, Sweep rate 10min, 30min for X,Y,Z axis

(4) At vibration and shock test, the fixture which holds the module to be tested has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



1.2 ELECTRICAL ABSOLUTE RATINGS

(1) TFT LCD Module

(V_{SS} = GND = 0 V)

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V _{DD}	V _{SS} -0.5	6.5	V	(1)

Note (1) Within Ta (25 ± 2 °C)

(2) BACK-LIGHT UNIT

(Ta = 25 ± 2°C)

Item	Symbol	Min.	Max.	Unit.	Note
Lamp Current	IL	(3.0)	(8.0)	mArms	(1),(2)
Lamp Frequency	fL	(40)	(80)	kHz	(1)

Note (1) Permanent damage to the device may occur if maximum values are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

(2) Specified values are for a single lamp.

(Refer to the Note (1) in the page 14 for further information.)

2. Optical Characteristics

The following items are measured under stable conditions. The optical characteristics should be measured in a dark room or equivalent state with the methods shown in Note (1).

Measuring equipment : TOPCON BM-5A, BM-7, PHOTO RESEARCH PR650
Eldim EZ-Contrast

(Inverter Freq. : 50kHz) * Ta = 25 ± 2°C, VDD=5V, fv= 60Hz, fDCLK=65.125MHz, IL = 7.5mA_{rms}


Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio (Center of screen)		C/R	Normal $\phi = 0$ $\theta = 0$ Viewing Angle	-	(900)	-		(3) BM-5A	
Response Time	On/Off	T _R +T _F		-	(16)	-	msec	(5) BM-7	
	G to G	T _{G-G,avg}		-	(8)	-			
		T _{G-G,long}			(12)				
Luminance of White (Center of screen)		Y _L		-	(300)	-	cd/m2	(6) BM-5A	
Color Chromaticity (CIE 1931)	Red	R _x		-	(0.640) (0.330) (0.300) (0.600) (0.150) (0.060) (0.313) (0.329)	-		(7) PR650	
		R _y							
	Green	G _x							
		G _y							
	Blue	B _x							
		B _y							
	White	W _x							
		W _y							
Color Chromaticity (CIE 1976)	Red	R _{u'}		-	(0.451) (0.523) (0.125) (0.563) (0.175) (0.158) (0.198) (0.468)	-		(7) PR650	
		R _{v'}							
	Green	G _{u'}							
		G _{v'}							
	Blue	B _{u'}							
		B _{v'}							
	White	W _{u'}							
		W _{v'}							
Color Grayscale Linearity	White	Δu'v'	-	(0.005)	-		(9) PR650		
Viewing Angle	Hor.	θ L	CR≥10	-	(89)	-	Degrees	(8) BM-5A	
		θ R		-	(89)	-			
	Ver.	φ H		-	(89)	-			
		φ L		-	(89)	-			
Viewing Angle	Hor.	θ L	CR≥100	-	(60)	-			(4) BM-5A
		θ R		-	(60)	-			
	Ver.	φ H		-	(60)	-			
		φ L		-	(60)	-			
Brightness Uniformity (9 Points)		B _{uni}		-	-	(25)	%	(4) BM-5A	

Note (1) Test Equipment Setup

The measurement should be executed in a stable, windless and dark room between 30min and 40min after lighting the back-light at the given temperature for stabilization of the back-light. This should be measured in the center of screen.


Single lamp current : 7.5mA (Refer to the note(1) in the page 14 for more information.)

Environment condition : $T_a = 25 \pm 2 \text{ }^{\circ}\text{C}$



Optical Measuring Equipment Setup

Note (2) Definition of test point



Note (3) Definition of Contrast Ratio (C/R)

: Ratio of gray max (Gmax) & gray min (Gmin) at the center point of the panel

$$CR = \frac{G_{\max}}{G_{\min}}$$

Gmax : Luminance with all pixels white

Gmin : Luminance with all pixels black

Note (4) Definition of 9 points brightness uniformity


$$B_{uni} = 100 * \frac{(B_{\max} - B_{\min})}{B_{\max}}$$

Bmax : Maximum brightness

Bmin : Minimum brightness

Note (5) Definition of Response time

On/Off response time : Sum of Tr, Tf



G to G response time


- measuring gray : 31→ 63, 63→ 95, 95→127, 127→159, 159→191, 191→223
grays and vice versa
- TG-G, avg : average response time of ones between above grays
- TG-G, long : the longest response time of ones between above grays

Note (6) Definition of Luminance of White : Luminance of white at center point

Note (7) Definition of Color Chromaticity (CIE 1931, CIE1976)

Color coordinate of Red, Green, Blue & White at center point

Note (8) Definition of Viewing Angle : Viewing angle range ($CR \geq 10$, ≥ 100)



Note (9) Color Grayscale Linearity

test image : 100% full white pattern with a test pattern as below

test pattern : Squares, 40mm by 40mm in size, filled with 255, 225, 195, 165, 135 and 105 grays steps should be arranged at the center of the screen.



test method

- . 1st gray step : move a square of 255 gray level should be moved into the center of the screen and measure luminance and u' and v' coordinates.
- . next gray step : move a 225 gray square into the center and measure both luminance and coordinates, too.
- . Then, repeat the same procedure for gray steps 195, 165- 135 and 105.

test evaluation

$$\Delta u'v' = \sqrt{(u'_A - u'_B)^2 + (v'_A - v'_B)^2}$$

where A, B : 2 gray levels found to have the largest color differences between them

i.e. get the largest $\Delta u'$ and $\Delta v'$ of each 6 pairs of u' and v' and calculate the $\Delta u'v'$.

3. Electrical Characteristics

3.1 TFT LCD MODULE

Ta = 25°C


Item		Symbol	Min.	Typ.	Max.	Unit	Note
Voltage of Power Supply		V _{DD}	4.5	5.0	5.5	V	(1)
Interface type		LVDS	LRU6122M0(LVDS embeded T-con)				
Current of Power Supply	(a) Black	I _{DD}	-	(1300)	-	mA	(2),(3)
	(b) White		-	(1800)	-	mA	
	(c) 2Line Vertical		-	(1800)	(2050)	mA	
Vsync Frequency		f _V	59	60	61	Hz	
Hsync Frequency		f _H	72	74	76	kHz	
Main Frequency		f _{DCLK}	64.0	65.125	66.25	MHz	
Rush Current		I _{RUSH}	-	-	4.0	A	(4)

Note (1) The connector for display data & timing signal should be connected.(V_{SS}=0V)

(2) f_V=60Hz, f_{DCLK} =65.125MHz, V_{DD} = 5.0V, DC Current.

(3) Power dissipation check pattern(LCD Module only)


a) Black Pattern




b) White Pattern



c) 2Line Vertical stripe pattern




(4) Measurement Conditions



Control Signal : High(+5V) → Low(Ground)

All Signal lines to panel, except for power 5V : Ground

The rising time of supplied voltage is controlled to 470us by R3 and C2 value.



3.2 BACK-LIGHT UNIT

The back-light system is an edge - lighting type with 2 triple CCFTs (Cold Cathode Fluorescent Tube). The characteristics of two triple lamps are shown in the following tables.

Ta=25 ± 2°C


Item		Symbol	Min.	Typ.	Max.	Unit	Note
Lamp Current		IL	(3.0)	(7.5)	(8.0)	mArms	(1)
Lamp Voltage		VL	-	(740)	-	Vrms	
Lamp Frequency		fL	(40)	-	(60)	kHz	(2)
inverter waveform	asymmetry rate	W _{asy}	-	-	10	%	(5)
	distortion rate	W _{dis}	-	-	√2 ±10	%	
Startup Voltage		Vs	-	-	0 : (1,800)	Vrms	(3)
					25 : (1,440)		

Note) The waveform of the inverter output voltage must be area symmetric and the design of the inverter must have specifications for the modularized lamp.

The performance of the back-light, for example life time or brightness, is much influenced by the characteristics of the DC-AC inverter for the lamp. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure that a poor lighting caused by the mismatch of the back-light and the inverter(miss lighting, flicker, etc.) never occur. When you confirm it, the module should be operated in the same condition as it is installed in your instrument.

Note (1) Lamp current is measured with current meter for high frequency as shown below.

Refer to the block diagram of the back-light unit in the next page for more information.
Specified values are for a single lamp.




(2) Lamp frequency may produce interference with horizontal synchronous frequency which may cause line flow on the display. Therefore lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible in order to avoid interference.

(3) If an inverter has shutdown function it should keep its output for more than 1 second even if the lamp connector open. Otherwise the lamps may not to be turned on.

- (4) Because the inverter uses high voltage, please disconnect it from the power before assembling or disassembling.
- (5) The output of the inverter must have symmetrical(negative and positive) voltage waveform and current waveform.

Please do not use the inverter which has unsymmetrical voltage and current and spike wave. Designing a system inverter intended to have better display performance, power efficiency and lamp reliability, please follow the requirements the below. They would help increase the lamp lifetime and reduce leakage current.

- The asymmetry rate of the inverter waveform should be less than 10%.
 - The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$.
- * Inverter output waveform had better be more similar to ideal sine wave.



* Asymmetry rate:


$$|I_p - I_{-p}| / I_{rms} \times 100\%$$

* Distortion rate

$$I_p \text{ (or } I_{-p}) / I_{rms}$$

4. Block Diagram


4.1 TFT LCD MODULE




4.2 BACK-LIGHT UNIT

Connector : JST BHSR-02VS-1 or equivalent
JST BHR-05VS-1 or equivalent

Up Side



Down Side



5. Input Terminal Pin Assignment

5.1. Input Signal & Power (Connector : JAE FI-XB30SRL-HF11 or equivalent)

Pin No	Symbol	Function
1	GND	Ground
2	VCC	Module Input +5V
3	VCC	Module Input +5V
4	VCC	Module Input +5V
5	VCC	Module Input +5V
6	*CE	For LCD internal use only. Do not connect
7	GND	Ground
8	RXE3+	Positive LVDS differential data output
9	RXE3-	Negative LVDS differential data output
10	RXEC+	Positive LVDS differential clock output
11	RXEC-	Negative LVDS differential clock output
12	RXE2+	Positive LVDS differential data output
13	RXE2-	Negative LVDS differential data output
14	RXE1+	Positive LVDS differential data output
15	RXE1-	Negative LVDS differential data output
16	RXE0+	Positive LVDS differential data output
17	RXE0-	Negative LVDS differential data output
18	GND	Ground
19	GND	Ground
20	RXO3+	Positive LVDS differential data output
21	RXO3-	Negative LVDS differential data output
22	RXOC+	Positive LVDS differential clock output
23	RXOC-	Negative LVDS differential clock output
24	RXO2+	Positive LVDS differential data output
25	RXO2-	Negative LVDS differential data output
26	RXO1+	Positive LVDS differential data output
27	RXO1-	Negative LVDS differential data output
28	RXO0+	Positive LVDS differential data output
29	RXO0-	Negative LVDS differential data output
30	GND	Ground
31	*CTL	For LCD internal use only. Do not connect
32	GND	Ground

Note) Refer to page 30 for the 1st pin of interface connector marked with ▼.

* If the system already uses the 25, 26pins, it should keep under GND level.

The voltage applied to those pins should not exceed -200mV.

5.2 LVDS Interface (1)

5.2.1 Odd pixel data (1st pixel data)

1st LVDS Transmitter (DS90C385) Signal Interface						
Device Input Pin		Device Input Signal		Output Signal	To LTM213U6 Interface (CN101)	
No	Symbol	Symbol	Function		Terminal	Symbol
51	TXIN0	RO0	Red Odd Pixel Data (LSB)	TXOUT0- TXOUT0+	No. 29 No. 28	RX00- RX00+
52	TXIN1	RO1	Red Odd Pixel Data			
54	TXIN2	RO2	Red Odd Pixel Data			
55	TXIN3	RO3	Red Odd Pixel Data			
56	TXIN4	RO4	Red Odd Pixel Data			
2	TXIN5	RO7	Red Odd Pixel Data (MSB)	TXOUT3- TXOUT3+	No. 21 No. 20	RX03- RX03+
3	TXIN6	RO5	Red Odd Pixel Data	TXOUT0- TXOUT0+	No. 29 No. 28	RX00- RX00+
4	TXIN7	GO0	Green Odd Pixel Data (LSB)			
6	TXIN8	GO1	Green Odd Pixel Data	TXOUT1- TXOUT1+	No. 27 No. 26	RX01- RX01+
7	TXIN9	GO2	Green Odd Pixel Data	TXOUT3- TXOUT3+	No. 21 No. 20	RX03- RX03+
8	TXIN10	GO6	Green Odd Pixel Data			
10	TXIN11	GO7	Green Odd Pixel Data (MSB)	TXOUT1- TXOUT1+	No. 27 No. 26	RX01- RX01+
11	TXIN12	GO3	Green Odd Pixel Data			
12	TXIN13	GO4	Green Odd Pixel Data			
14	TXIN14	GO5	Green Odd Pixel Data			
15	TXIN15	BO0	Blue Odd Pixel Data (LSB)			
16	TXIN16	BO6	Blue Odd Pixel Data	TXOUT3- TXOUT3+	No. 21 No. 20	RX03- RX03+
18	TXIN17	BO7	Blue Odd Pixel Data (MSB)	TXOUT1- TXOUT1+	No. 27 No. 26	RX01- RX01+
19	TXIN18	BO1	Blue Odd Pixel Data			
20	TXIN19	BO2	Blue Odd Pixel Data	TXOUT2- TXOUT2+	No. 25 No. 24	RX02- RX02+
22	TXIN20	BO3	Blue Odd Pixel Data			
23	TXIN21	BO4	Blue Odd Pixel Data			
24	TXIN22	BO5	Blue Odd Pixel Data			
50	TXIN27	RO6	Red Odd Pixel Data	TXOUT3- TXOUT3+	No. 21 No. 20	RX03- RX03+

5.2.2 Even pixel data (2nd pixel data)

2nd LVDS Transmitter (DS90C385) Signal Interface						
Device Input Pin		Device Input Signal		Output Signal	To LTM213U6 Interface (CN101)	
No	Symbol	Symbol	Function		Terminal	Symbol
51	TXIN0	RE0	Red Even Pixel Data (LSB)	TXOUT0- TXOUT0+	No. 17 No. 16	RXE0- RXE0+
52	TXIN1	RE1	Red Even Pixel Data			
54	TXIN2	RE2	Red Even Pixel Data			
55	TXIN3	RE3	Red Even Pixel Data			
56	TXIN4	RE4	Red Even Pixel Data			
2	TXIN5	RE7	Red Even Pixel Data (MSB)	TXOUT3- TXOUT3+	No. 9 No. 8	RXE3- RXE3+
3	TXIN6	RE5	Red Even Pixel Data	TXOUT0- TXOUT0+	No. 17 No. 16	RXE0- RXE0+
4	TXIN7	GE0	Green Even Pixel Data (LSB)			
6	TXIN8	GE1	Green Even Pixel Data	TXOUT1- TXOUT1+	No. 15 No. 14	RXE1- RXE1+
7	TXIN9	GE2	Green Even Pixel Data			
8	TXIN10	GE6	Green Even Pixel Data	TXOUT3- TXOUT3+	No. 9 No. 8	RXE3- RXE3+
10	TXIN11	GE7	Green Even Pixel Data (MSB)			
11	TXIN12	GE3	Green Even Pixel Data	TXOUT1- TXOUT1+	No. 15 No. 14	RXE1- RXE1+
12	TXIN13	GE4	Green Even Pixel Data			
14	TXIN14	GE5	Green Even Pixel Data			
15	TXIN15	BE0	Blue Even Pixel Data (LSB)			
16	TXIN16	BE6	Blue Even Pixel Data	TXOUT3- TXOUT3+	No. 9 No. 8	RXE3- RXE3+
18	TXIN17	BE7	Blue Even Pixel Data (MSB)			
19	TXIN18	BE1	Blue Even Pixel Data	TXOUT1- TXOUT1+	No. 15 No. 14	RXE1- RXE1+
20	TXIN19	BE2	Blue Even Pixel Data	TXOUT2- TXOUT2+	No. 13 No. 12	RXE2- RXE2+
22	TXIN20	BE3	Blue Even Pixel Data			
23	TXIN21	BE4	Blue Even Pixel Data			
24	TXIN22	BE5	Blue Even Pixel Data			
50	TXIN27	RE6	Red Even Pixel Data	TXOUT3- TXOUT3+	No. 9 No. 8	RXE3- RXE3+

5.3 LVDS Interface (2)

5.3.1 Odd pixel data (1st pixel data)

LVDS Transmitter (DS90C387) Signal Interface						
Device Input Pin		Device Input Signal		Output Signal	To LTM213U6 Interface (CN101)	
No	Symbol	Symbol	Function		Terminal	Symbol
10	R10	RO0	Red Odd Pixel Data (LSB)	A0M A0P	No. 29 No. 28	RX00- RX00+
9	R11	RO1	Red Odd Pixel Data			
8	R12	RO2	Red Odd Pixel Data			
7	R13	RO3	Red Odd Pixel Data			
6	R14	RO4	Red Odd Pixel Data			
3	R17	RO7	Red Odd Pixel Data (MSB)	A3M A3P	No. 21 No. 20	RX03- RX03+
5	R15	RO5	Red Odd Pixel Data	A0M A0P	No. 29 No. 28	RX00- RX00+
2	G10	GO0	Green Odd Pixel Data (LSB)			
1	G11	GO1	Green Odd Pixel Data	A1M A1P	No. 27 No. 26	RX01- RX01+
100	G12	GO2	Green Odd Pixel Data			
94	G16	GO6	Green Odd Pixel Data	A3M A3P	No. 21 No. 20	RX03- RX03+
93	G17	GO7	Green Odd Pixel Data (MSB)			
99	G13	GO3	Green Odd Pixel Data	A1M A1P	No. 29 No. 28	RX01- RX01+
96	G14	GO4	Green Odd Pixel Data			
95	G15	GO5	Green Odd Pixel Data			
92	B10	BO0	Blue Odd Pixel Data (LSB)			
86	B16	BO6	Blue Odd Pixel Data	A3M A3P	No. 21 No. 20	RX03- RX03+
85	B17	BO7	Blue Odd Pixel Data (MSB)			
91	B11	BO1	Blue Odd Pixel Data	A1M A1P	No. 27 No. 26	RX01- RX01+
90	B12	BO2	Blue Odd Pixel Data			
89	B13	BO3	Blue Odd Pixel Data	A2M A2P	No. 25 No. 24	RX02- RX02+
88	B14	BO4	Blue Odd Pixel Data			
87	B15	BO5	Blue Odd Pixel Data			
4	R16	RO6	Red Odd Pixel Data	A3M A3P	No. 21 No. 20	RX03- RX03+

5.3.2 Even pixel data (2nd pixel data)

LVDS Transmitter (DS90C387) Signal Interface						
Device Input Pin		Device Input Signal		Output Signal	To LTM213U6 Interface (CN101)	
No	Symbol	Symbol	Function		Terminal	Symbol
84	R20	RE0	Red Even Pixel Data (LSB)	A4M A4P	No. 17 No. 16	RXE0- RXE0+
81	R21	RE1	Red Even Pixel Data			
80	R22	RE2	Red Even Pixel Data			
79	R23	RE3	Red Even Pixel Data			
78	R24	RE4	Red Even Pixel Data			
75	R27	RE7	Red Even Pixel Data (MSB)	A7M A7P	No. 9 No. 8	RXE3- RXE3+
77	R25	RE5	Red Even Pixel Data	A4M A4P	No. 17 No. 16	RXE0- RXE0+
74	G20	GE0	Green Even Pixel Data (LSB)			
73	G21	GE1	Green Even Pixel Data	A5M A5P	No. 15 No. 14	RXE1- RXE1+
72	G22	GE2	Green Even Pixel Data			
66	G26	GE6	Green Even Pixel Data	A7M A7P	No. 9 No. 8	RXE3- RXE3+
65	G27	GE7	Green Even Pixel Data (MSB)			
71	G23	GE3	Green Even Pixel Data	A5M A5P	No. 15 No. 14	RXE1- RXE1+
70	G24	GE4	Green Even Pixel Data			
69	G25	GE5	Green Even Pixel Data			
64	B20	BE0	Blue Even Pixel Data (LSB)			
58	B26	BE6	Blue Even Pixel Data	A7M A7P	No. 9 No. 8	RXE3- RXE3+
57	B27	BE7	Blue Even Pixel Data (MSB)			
63	B21	BE1	Blue Even Pixel Data	A5M A5P	No. 15 No. 14	RXE1- RXE1+
62	B22	BE2	Blue Even Pixel Data			
61	B23	BE3	Blue Even Pixel Data	A6M A6P	No. 13 No. 12	RXE2- RXE2+
60	B24	BE4	Blue Even Pixel Data			
59	B25	BE5	Blue Even Pixel Data			
76	R26	RE6	Red Even Pixel Data	A7M A7P	No. 9 No. 8	RXE3- RXE3+

Note : Must be connected 24th BAL pin with low and 23th DUAL pin with high in DS90C387 LVDS Transmitter

5.4 BACK-LIGHT UNIT

No	Pin	Symbol	Description	Color	Note
CN1	1	HV	Power Supply for lamp 1(High voltage)	Gray	1
	2	HV	Power Supply for lamp 3(High voltage)	Blue	1
	3	NC	NC		
	4	LV	Power Supply for lamp 1(Low voltage)	Black	2
	5	LV	Power Supply for lamp 3(Low voltage)	Gray Blue	2
CN2	1	HV	Power Supply for lamp 2(High voltage)	White	1
	2	LV	Power Supply for lamp 2(Low voltage)	White	2
CN3	1	HV	Power Supply for lamp 4(High voltage)	Gray	1
	2	HV	Power Supply for lamp 6(High voltage)	Blue	1
	3	NC	NC		
	4	LV	Power Supply for lamp 4(Low voltage)	Black	2
	5	LV	Power Supply for lamp 6(Low voltage)	Gray Blue	2
CN4	1	HV	Power Supply for lamp 5(High voltage)	White	1
	2	LV	Power Supply for lamp 5(Low voltage)	White	2
Connector Part No			JST BHSR-02VS-1 or equivalent JST BHR-05VS-1 or equivalent		

Note (1) The high voltage power terminal is thick line.

(2) The low voltage power terminal is thin line.

5.5 Input Signals, Basic Display Colors and Gray Scale of Each Color

COLOR	DISPLAY (8bit)	DATA SIGNAL																												GRAY SCALE LEVEL
		RED									GREEN									BLUE										
		R0	R1	R2	R3	R4	R5	R6	R7	G0	G1	G2	G3	G4	G5	G6	G7	B0	B1	B2	B3	B4	B5	B6	B7					
BASIC COLOR	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-		
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	-			
	GREEN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	-			
	CYAN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-			
	RED	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-			
	MAGENTA	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	-			
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	-			
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-			
GRAY SCALE OF RED	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0			
	DARK ↑	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1			
		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:				R3~ R252			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:							
	LIGHT ↓	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R253			
		0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R254			
	RED	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R255			
GRAY SCALE OF GREEN	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G0			
	DARK ↑	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G1			
		0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G2			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:				G3~ G252			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:							
	LIGHT ↓	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	G253			
		0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	G254			
	GREEN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	G255			
GRAY SCALE OF BLUE	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	B0			
	DARK ↑	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	B1			
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	B2			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:				B3~ B252			
		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:							
	LIGHT ↓	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	B253			
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	B254			
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	B255			

Note) Definition of Gray

Rn : Red Gray, Gn : Green Gray, Bn : Blue Gray (n = Gray level)

Input Signal : 0 = Low level voltage, 1 = High level voltage

6. Interface Timing

6.1 Timing Parameters (DE only mode)


SIGNAL	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock	Frequency	1/Tc	64	65.125	66.25	MHz	(1),(2),(3)
	High Time	TCH	4	-	-	nsec	
	Low Time	TCL	4	-	-	nsec	
Data/DE	Setup Time	TDS	4	-	-	nsec	
	Hold Time	TDH	4	-	-	nsec	
Data Enable	Setup Time	TES	4	-	-	nsec	
Frame Frequency	Cycle	Tv	16.4	16.7	16.9	msec	
Vertical Active Display Term	Display Period	TVD	1200	1200	1200	lines	
	Blank Period	TVB	29	-	-	lines	(3)
One Line Scanning Time	Cycle	TH	850	880	-	clocks	(3) 2pixel/clock
Horizontal Active Display Term	Display Period	THD	800	800	800	clocks	

Note (1) Test Point : TTL control signal and CLK at LVDS Tx input terminal in system

(2) Internal Vcc = 3.3V


(3) VESA UXGA Coordinated Video Timing (Reduced Blanking)

6.2 Timing diagrams of interface signal (DE only mode)



6.3 Power ON/OFF Sequence


To prevent a latch-up or DC operation of the LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should be the same as the definition of VDD.
- (2) Apply the lamp voltage within the LCD operation range. When the back-light turns on before the LCD operation or the LCD turns off before the back-light turns off, the display may momentarily become abnormal screen.
- (3) In case of VDD = off level, please keep the level of input signals low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal should not be kept at high impedance when the power is on.

6.4 V_{DD} Power Dip Condition



4.5V ≤ V_{DD} ≤ 5.5V
if V_{DD}(typ) × 20% ≤ V_{cc} ≤ V_{DD}(typ) × 10%,
then, 0 < T_d ≤ 20msec

NOTE


- (1) The above conditions are for the glitch of the input voltage.
- (2) For stable operation of an LCD module power, please follow them.
i.e., if typ V_{DD} × 20% ≤ V_{cc} ≤ typ V_{DD} × 10%,
then T_d should be less than 20ms.

6.5 LVDS Input Characteristics

6.5.1 LVDS Receiver input

Symbol	Parameter	Conditions	Min	Typ	Max	unit	Note
V_{TH}	LVDS input high threshold	$V_{CMLVDS} = 1.25V$			+100	mV	
V_{TL}	LVDS input low threshold		-100			mV	
V_{CMLVDS}	LVDS input common mode voltage		1.125	1.25	1.375	V	
I_{IN}	Input current	$V_{IN}=2.4V/0V$ $V_{DD}=3.6V$	-10		+10	μA	
t_{skew}	skew between LVDS clock & LVDS data		-200	0	200	psec	(1)

Note (1) LVDS skew




where t_{skew} : skew between LVDS clock & LVDS data,

T : 1 period time of LVDS clock

cf) (-/+) of 200psec means LVDS data goes before or after LVDS clock.


6.5.2 RSDS Output

Symbol	Parameter	Conditions	Min	Typ	Max	unit
V_{OH}DIF	Output differential high voltage	$R_L = 100\Omega$ $P_{II} = 13K\Omega$	150	170	200	mV
V_{OL}DIF	Output differential low voltage		-200	170	150	mV
V_{CM}	RSDS output common voltage		1.0	1.2	1.4	V
R_L	RSDS output load impedance		50	100	110	Ω



7. Outline Dimension

[Refer to the next page]



8. General Precautions

8.1 Handling

- (a) When the module is assembled, it should be attached to the system firmly using all mounting holes. Be careful not to twist or bend the modules.
- (b) Because the inverter use high voltage, it should be disconnected from power before it is assembled or disassembled.
- (c) Refrain from strong mechanical shock and /or any force to the module.
In addition to damage, this may cause improper operation or damage to the module and CCFT back-light.
- (d) Note that polarizers are very fragile and could be easily damaged.
Do not press or scratch the surface using the harder than a HB pencil lead.
- (e) Wipe off water droplets or oil immediately.
If you leave the droplets for a long time, staining and discoloration may occur.
- (f) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (g) The desirable cleaners are water, IPA(Isopropyl Alcohol) or Hexane.
Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (h) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (i) Protect the module from static which may cause damage to the CMOS Gate Array IC.
- (j) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (k) Do not disassemble the module.
- (l) Do not pull or fold the lamp wire.
- (m) Do not adjust the variable resistor located on the module.
- (n) Protection film for polarizer on the module should be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (o) Pins of I/F connector should not be touched directly with bare hands.

8.2 Storage

- (a) Do not leave the module in high temperature, high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 and relative humidity of less than 70%.
- (b) Do not store the TFT-LCD module in direct sunlight.
- (c) The module should be stored in a dark place.
It is prohibited to apply sunlight or fluorescent light in storage.

8.3 Operation

- (a) Do not connect or disconnect the module in the "Power On" condition.
- (b) Power supply should always be turned on/off by 6.3 "Power on/off sequence"
- (c) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference should be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (d) The cable between the back-light connector and its inverter power supply should be connected directly with a minimized length. A longer cable between the back-light and the inverter may cause lower luminance of lamp(CCFT) and may require higher startup voltage(Vs).

8.4 Others

- (a) Ultra-violet ray filter is necessary for outdoor operation.
- (b) Avoid condensation of water which may result in improper operation or disconnection of electrode.
- (c) Do not exceed the absolute maximum rating value. (supply voltage variation, input voltage variation, variation in part contents and environmental temperature, and so on)
Otherwise the module may be damaged.
- (d) If the module keeps displaying the same pattern for a long period of time, the image may be "sticked" to the screen.
To avoid image sticking, it is recommended to use a screen saver.
- (e) This module has its circuitry PCB's on the rear side and should be handled carefully in order not to be stressed.
- (f) Please contact SEC in advance when you display the same pattern for a long time.