

2

NOV/2007

PAGE 1 OF 28

# DOCUMENT NUMBER AND REVISION FS-TJ028A02-03 REV. A (240320W2HEG12SP)

# DOCUMENT TITLE: SPECIFICATION OF LCD MODULE TYPE

| CUSTOMER             |             |
|----------------------|-------------|
| MODEL NUMBER         | TJ028A02-03 |
| CUSTOMER<br>APPROVAL |             |
| DATE                 |             |

| DEPARTMENT  | NAME           | SIGNATURE | DATE       |
|-------------|----------------|-----------|------------|
| PREPARED BY | LIANG YUN      | 课之        | 2007.11.18 |
| CHECKED BY  | JIANG WEN RONG | 前结        | 07.11.19   |
| APPROVED BY | WANG ZHAO CAI  | govant    | 07.11.19   |

SHENZHEN JINGHUA DISPLAYS CO., LTD.

No.511 Bldg.6.7/F., Bagualing Ind.District, Shenzhen, Guangdong Province, China Fax: 86-755-82262610 URL: www.china-lcd.com



NOV/2007

PAGE 2 OF 28

|                                 |            | HISTORY 1:     |               |                         |
|---------------------------------|------------|----------------|---------------|-------------------------|
| DOCUMENT<br>REVISION<br>FROM TO | DATE       | DESCRIPTION    | CHANGED<br>BY | CHECKED<br>BY           |
|                                 | 2007.11.19 | First Release. | LIANG<br>YUN  | BY<br>JIANG WEN<br>RONG |
|                                 |            |                |               |                         |



FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 3 OF 28

# **CONTENTS**

Page No.

| 1.  | GENERAL DESCRIPTION                  | 4  |
|-----|--------------------------------------|----|
| 2.  | MECHANICAL SPECIFICATIONS            | 4  |
| 3.  | INTERFACE SIGNALS                    | 9  |
| 4.  | ABSOLUTE MAXIMUM RATINGS             | 11 |
| 4.1 | ELECTRICAL MAXIMUM RATINGS (Ta=25°C) | 11 |
| 4.2 | ENVIRONMENTAL CONDITION              | 11 |
| 5.  | ELECTRICAL SPECIFICATIONS            | 12 |
| 5.1 | TYPICAL ELECTRICAL CHARACTERISTICS   | 12 |
| 5.2 | LED SPECIFICATIONS                   | 13 |
| 5.3 | TIMING SPECIFITIONS                  | 14 |
| 5.4 | INSTRUCTION TABLE                    | 16 |
| 6.  | QUALITY UNITE FOR N-GRADE            | 18 |
| 7   | QUALITY UNITE FOR P-GRADE            | 23 |



# FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 4 OF 28

# Specification of LCD Module Type Item No.: TJ028A02-03

### 1. General Description

- 240(RGB) x 320 2.83" TFT Transmissive normal black Matrix LCD Module.
- Viewing Angle: 12 O'clock direction.
- 'Sunplus' SPFD5408 LCD Controller &Driver or equivalent (COG type)
- Power Supply: +2.8V.
- Interface type: FPC
- White backlight. (Side LED)

### 2. Mechanical Specifications


The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.


Table 1 Parameter Specifications Unit 49.6(L) ×69.15 (W) × 3.45 (H) (Exclude FPC) Outline dimensions mm  $49.6(L) \times 98.37 (W) \times 3.45 (H)$  (Include FPC) Active area 43.2(L) ×57.6(W) mm 240(RGB) × 320 Display format dots Pixel pitch  $0.18(V) \times 0.18(H)$ mm



NOV/2007

PAGE 5 OF 28











Figure 2: LCD Specification









NOV/2007

PAGE 9 OF 28

# 3. Interface signals

## Table 2(a) for FPC

| Pin No. | Symbol | De  | escription  |  |  |  |  |  |
|---------|--------|---|---|--|--|--|--|--|
|         |        | Served as an 18-bit parallel bi-direction   | nal data bus. Data bus pin assignment   |  |  |  |  |  |
| 1       | DB0    | corresponding to different modes are su   | mmarized in the table:  |  |  |  |  |  |
|         |        | Mode  | Pin Assignment  |  |  |  |  |  |
|         |        | 8-bit system interface  | DB17-DB10   |  |  |  |  |  |
| 2       | DB1    | 9-bit system interface  | DB17-DB9  |  |  |  |  |  |
|         |        | 16-bit system interface   | DB17-DB10, DB8-DB1  |  |  |  |  |  |
|         |        | 18-bit system interface   | DB17-DB0  |  |  |  |  |  |
| 2       | DD2    | 18-bit External (RGB) interface   | DB17-DB12   |  |  |  |  |  |
| 3       | DB2    | 16-bit External (RGB) interface   | DB17-10, DB8-DB1  |  |  |  |  |  |
|         |        | 18-bit External (RGB) interface   | DB17-DB0  |  |  |  |  |  |
|         |        | Must connect to the GND or IOVCC leve   | el when not in use.   |  |  |  |  |  |
| 4       | DB3    | These pins have weak pull high/low res  | istors and can be modified to high / low  |  |  |  |  |  |
|         |        | by metal layer change for customer's re-  | _   |  |  |  |  |  |
| 5       | GND1   | Ground.   |   |  |  |  |  |  |
| 6       | VCC1   | Internal logic power.   |   |  |  |  |  |  |
| 7       | /CS    | Chip select signal.<br>Low: the SPFD5408A is accessible<br>High: the SPFD5408A is not accessible Must connect to the GND or<br>IOVCC level when not used.<br>This pin has weak pull high/low resistors and can be modified to high / low  |   |  |  |  |  |  |
| 8       | RS     | by metal layer change for customer<br>Used as register selection input.<br>When RS = "High", Data register is se<br>When RS = "Low", Instruction register   | elected.  |  |  |  |  |  |
| 9       | /WR    | <ul><li>(A) In 80-system interface mode, a w and initializes a write operation wher</li><li>(B) In SPI mode, served as a synchronic synchronic</li></ul> | vrite strobe signal can be input via this pin<br>in the signal is low.<br>Inizing clock signal.<br>Inizing and can be modified to high / low by |  |  |  |  |  |
| 10      | /RD    | In 80-system interface mode, a read strobe signal can be input via this pin<br>and initializes a read operation when the signal is low.<br>Must connect to the GND or IOVCC level when not in use.<br>This pin has weak pull high/low resistors and can be modified to high / low<br>by metal layer change for customer's request.  |   |  |  |  |  |  |
| 11      | GND    | Ground.   | •   |  |  |  |  |  |
| 12      | X+     | Connect to the right of Touch Pane  | 1.  |  |  |  |  |  |
| 13      | Y+     | Connect to the top of Touch Panel.  |   |  |  |  |  |  |
| 14      | X-     | Connect to the left of Touch Panel.   |   |  |  |  |  |  |
| 15      | Y-     | Connect to the bottom of Touch Panel.   |   |  |  |  |  |  |



NOV/2007

PAGE 10 OF 28

# Table 2(a) for FPC

| 16                         | LEDA                             | Anode of the backlight.  |  |  |  |  |  |  |  |  |  |
|----------------------------|----------------------------------|--|--|--|--|--|--|--|--|--|--|
| 17                         | LEDK1                            |  |  |  |  |  |  |  |  |  |  |
| 18                         | LEDK2                            | Cathode of the backlight.  |  |  |  |  |  |  |  |  |  |
| 19                         | LEDK3                            |  |  |  |  |  |  |  |  |  |  |
| 20                         | LEDK4                            |  |  |  |  |  |  |  |  |  |  |
| 21                         | GND                              | Ground.  |  |  |  |  |  |  |  |  |  |
| 22                         | DB4                              | Served as an 18-bit parallel bi-directiona   | al data bus. Data bus pin assignment   |  |  |  |  |  |  |  |  |
| 23                         | DB10                             | corresponding to different modes are sun   | nmarized in the table:   |  |  |  |  |  |  |  |  |
| 24                         | DB11                             | Mode   | Pin Assignment   |  |  |  |  |  |  |  |  |
| 25<br>26                   | DB12<br>DB13                     |  |  |  |  |  |  |  |  |  |  |
| 20                         | DB13<br>DB14                     | 8-bit system interface   | DB17-DB10  |  |  |  |  |  |  |  |  |
| 27                         | DB14<br>DB15                     | 9-bit system interface   | DB17-DB9   |  |  |  |  |  |  |  |  |
| 28                         | DB15<br>DB16                     | 16-bit system interface  | DB17-DB10, DB8-DB1   |  |  |  |  |  |  |  |  |
| 2)                         |                                  | 18-bit system interface  | DB17-DB0   |  |  |  |  |  |  |  |  |
|                            |                                  | 18-bit External (RGB) interface  | DB17-DB12  |  |  |  |  |  |  |  |  |
|                            |                                  | 16-bit External (RGB) interface  | DB17-10, DB8-DB1   |  |  |  |  |  |  |  |  |
| 30                         | DB17                             | 18-bit External (RGB) interface  | DB17-DB0   |  |  |  |  |  |  |  |  |
|                            |                                  | Must connect to the GND or IOVCC level   | when not in use.   |  |  |  |  |  |  |  |  |
|                            |                                  | These pins have weak pull high/low resis   | tors and can be modified to high / low   |  |  |  |  |  |  |  |  |
|                            |                                  |  |  |  |  |  |  |  |  |  |  |
|                            |                                  |  |  |  |  |  |  |  |  |  |  |
| 31                         | /RESET                           | by metal laver change for customer's reg   | uest.  |  |  |  |  |  |  |  |  |
| 31                         | /RESET                           | by metal layer change for customer's requ<br>RESET pin. This is an active low signal   | uest.<br>I.  |  |  |  |  |  |  |  |  |
| 31<br>32                   | /RESET<br>VC1                    | by metal layer change for customer's request<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p  | uest.<br>l.<br>ower supply analog circuit. Connect   |  |  |  |  |  |  |  |  |
|                            |                                  | by metal laver change for customer's requ<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~   | uest.<br>l.<br>ower supply analog circuit. Connect   |  |  |  |  |  |  |  |  |
| 32                         | VC1                              | by metal layer change for customer's request<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p  | uest.<br>l.<br>ower supply analog circuit. Connect   |  |  |  |  |  |  |  |  |
| 32<br>33                   | VC1<br>VCC2                      | by metal laver change for customer's requ<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.  | uest.<br>1.<br>ower supply analog circuit. Connect<br>3.3V.  |  |  |  |  |  |  |  |  |
| 32<br>33                   | VC1<br>VCC2                      | by metal laver change for customer's read<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional  | uest.<br>1.<br>ower supply analog circuit. Connect<br>3.3V.<br>al data bus. Data bus pin assignment  |  |  |  |  |  |  |  |  |
| 32<br>33                   | VC1<br>VCC2                      | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sup  | uest.<br>1.<br>ower supply analog circuit. Connect<br>3.3V.<br>al data bus. Data bus pin assignment<br>marized in the table:   |  |  |  |  |  |  |  |  |
| 32<br>33<br>34             | VC1<br>VCC2<br>GND               | by metal laver change for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u>   | al data bus. Data bus pin assignment<br>Pin Assignment   |  |  |  |  |  |  |  |  |
| 32<br>33<br>34             | VC1<br>VCC2<br>GND               | by metal laver change for customer's requ<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface   | uest.<br>1.<br>ower supply analog circuit. Connect<br>3.3V.<br>al data bus. Data bus pin assignment<br>marized in the table:<br><u>Pin Assignment</u><br><u>DB17-DB10</u>                  |  |  |  |  |  |  |  |  |
| 32<br>33<br>34             | VC1<br>VCC2<br>GND               | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br>Mode<br>8-bit system interface<br>9-bit system interface  | al data bus. Data bus pin assignment Pin Assignment DB17-DB10 DB17-DB9   |  |  |  |  |  |  |  |  |
| 32<br>33<br>34             | VC1<br>VCC2<br>GND               | bv metal laver chance for customer's rear         RESET pin. This is an active low signal         Power supply to the liquid crystal p         an external power supply of 2.5V ~         Internal logic power.         Ground.         Served as an 18-bit parallel bi-directional         corresponding to different modes are sum         Mode         8-bit system interface         9-bit system interface  | al data bus. Data bus pin assignment<br>Pin Assignment<br>DB17-DB10<br>DB17-DB10, DB8-DB1  |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35       | VC1<br>VCC2<br>GND<br>DB5        | by metal laver change for customer's read<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface  | al data bus. Data bus pin assignment<br>DB17-DB10<br>DB17-DB10<br>DB17-DB0<br>DB17-DB0   |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35       | VC1<br>VCC2<br>GND<br>DB5        | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface  | al data bus. Data bus pin assignment<br>marized in the table:<br>Pin Assignment<br>DB17-DB10<br>DB17-DB9<br>DB17-DB0<br>DB17-DB0<br>DB17-DB12  |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35       | VC1<br>VCC2<br>GND<br>DB5        | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit External (RGB) interface  | al data bus. Data bus pin assignment<br>marized in the table:<br>Pin Assignment<br>DB17-DB10<br>DB17-DB9<br>DB17-DB9<br>DB17-DB10, DB8-DB1<br>DB17-DB12<br>DB17-10, DB8-DB1                |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35<br>36 | VC1<br>VCC2<br>GND<br>DB5<br>DB6 | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit External (RGB) interface<br>18-bit External (RGB) interface         | al data bus. Data bus pin assignment<br>marized in the table:<br>Pin Assignment<br>DB17-DB10<br>DB17-DB9<br>DB17-DB10, DB8-DB1<br>DB17-DB12<br>DB17-DB12<br>DB17-DB12<br>DB17-DB0          |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35       | VC1<br>VCC2<br>GND<br>DB5        | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit External (RGB) interface<br>18-bit External (RGB) interface<br>18-bit External (RGB) interface | al data bus. Data bus pin assignment<br>marized in the table:<br>Pin Assignment<br>DB17-DB10<br>DB17-DB9<br>DB17-DB9<br>DB17-DB9<br>DB17-DB12<br>DB17-DB12<br>DB17-DB0<br>When not in use. |  |  |  |  |  |  |  |  |
| 32<br>33<br>34<br>35<br>36 | VC1<br>VCC2<br>GND<br>DB5<br>DB6 | by metal laver chance for customer's rear<br>RESET pin. This is an active low signal<br>Power supply to the liquid crystal p<br>an external power supply of 2.5V ~<br>Internal logic power.<br>Ground.<br>Served as an 18-bit parallel bi-directional<br>corresponding to different modes are sun<br><u>Mode</u><br>8-bit system interface<br>9-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit system interface<br>18-bit External (RGB) interface<br>18-bit External (RGB) interface         | al data bus. Data bus pin assignment<br>marized in the table:<br>Pin Assignment<br>DB17-DB10<br>DB17-DB9<br>DB17-DB9<br>DB17-DB9<br>DB17-DB12<br>DB17-DB12<br>DB17-DB0<br>When not in use. |  |  |  |  |  |  |  |  |



NOV/2007

PAGE 11 OF 28

## 4. Absolute Maximum Ratings

## 4.1 Electrical Maximum Ratings (Ta = 25 °C)

Table 3

| Parameter                    | Symbol                                     | Min. | Max.      | Unit |
|------------------------------|--|------|-----------|------|
| Power Supply voltage (Logic) | V <sub>DD</sub> , V <sub>CC</sub> , IOVCC, | -0.3 | +4.6      | V    |
| Power Supply voltage (Logic) | VCI-AGND                                   | -0.3 | +4.6      | V    |
| Power Supply voltage         | DDVDH-AGND                                 | -0.3 | +6.5      | V    |
| Power Supply voltage         | DDVDH-VCL                                  | -0.3 | +9.0      | V    |
| Power Supply voltage         | AGND-VGL                                   | -0.3 | +14.0     | V    |
| Power Supply voltage         | $V_{GH}$ - $V_{GL}$                        | -0.3 | +30.0     | V    |
| Input Voltage                | V <sub>IN</sub>                            | -0.3 | IOVCC+0.3 | V    |

#### 4.2 Environmental Condition

Table 4

| Item                | Tempe | ating<br>erature<br>opr) | Tempe | rage<br>erature<br>tg) | Remark |
|---------------------|-------|--------------------------|-------|------------------------|--------|
|                     | Min.  | Max.                     | Min.  | Max.                   |        |
| Ambient Temperature | -20°C | +70°C                    | -30°C | +80°C                  | Dry    |



FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 12 OF 28

### 5. Electrical Specifications

### 5.1 Typical Electrical Characteristics

## At Ta = 25 °C, V<sub>DD</sub> = 2.8±0.1V, V<sub>SS</sub>=0V,Vcc=2.50V~3.30V, IOVCC=1.65V~3.30V.

| Parameter                       | Symbol   | Conditions  | Min.      | Тур. | Max.      | Unit |
|---------------------------------|--|---|-----------|------|-----------|------|
| Supply voltage (Logic)          | V <sub>DD</sub> -V <sub>SS</sub>                   | -   | 2.7       | 2.8  | 2.9       | V    |
| Supply voltage (LCD)            | V <sub>LCD</sub> =V <sub>EE</sub> -V <sub>SS</sub> | V <sub>DD</sub> =+2.8V,<br>Note 1                 | -         | -    | -         | V    |
| Input Level voltage             | V <sub>IH</sub>                                    | IOVCC =<br>1.65V~3.30V                            | 0.8xIOVCC | -    | IOVCC     | v    |
| input Level voltage             | V <sub>IL</sub>                                    | IOVCC =<br>1.65V~3.30V                            | -0.3      | -    | 0.2xIOVCC | V    |
| Input Level voltage             | V <sub>OH</sub>                                    | IOVCC =<br>1.65V~3.30V<br>I <sub>OH</sub> =-0.1mA | 0.8xIOVCC | -    | -         | v    |
| Input Level voltage             | V <sub>OL</sub>                                    | IOVCC =<br>1.65V~3.30V<br>I <sub>OL</sub> =0.1mA  | -         | -    | 0.2xIOVCC | v    |
| Supply Current<br>(Logic)       | I <sub>DD</sub>                                    | Note 1  | -         | 7.5  | 11.25     | mA   |
| Supply voltage for<br>Backlight | V <sub>LED</sub>                                   | Forward<br>current-60mA                           | 2.9       | 3.2  | 3.5       | V    |


Table 5

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



#### NOV/2007

PAGE 13 OF 28




#### 5.2 LED Specifications



NOV/2007

PAGE 14 OF 28

## **5.3 Timing Specifications**



Refer to Fig. 5 to Fig.7 the bus-timing diagram for Read/Write Characteristics




Figure 5: The detail-timing diagram for 18-bit and 16-bit



NOV/2007

PAGE 15 OF 28




Figure 6: The detail timing diagram for 6-bit




Figure 7: Illustrates the timing diagram when displaying a moving picture through the RGB interface and rewriting data in the still picture GRAM area through the system interface.



### NOV/2007

PAGE 16 OF 28

# **5.4 Instruction Table**

## Table 6

| Calman    | Desciption bio | Desisters                              | r            |                 |              | Upper 8        | -bit           |                |                |                | r           |             |             | Lowe           | r 8-bit        |                |                |                |
|-----------|----------------|--|--------------|-----------------|--------------|----------------|----------------|----------------|----------------|----------------|-------------|-------------|-------------|----------------|----------------|----------------|----------------|----------------|
| Category. | Register No    | Register                               | CB15         | C814            | CB13         | CB12           | CB11           | CB10           | C89            | CB8            | C87         | CB6         | C85         | C84            | CB3            | CB2            | C81            | CBO            |
| L         | 00h<br>01h     | ID Read<br>Driver Output               | -            | -               | -            | -<br>0         | -              | -<br>8M        | -              | - 88           | -           |             | -<br>0      | -              | -              | -              | -              | 1              |
|           | 0111           | Control                                |              | Ů               |              | Ů              |                | (D)            | <u> </u>       | (0)            | Ľ I         | . "         | 1           | Ů              |                |                |                | Ŭ              |
|           | 02h            | LCD AC Drive<br>Control                | D            | 0               | o            | D              | 0              | 1              | B/C<br>(0)     | EOR<br>(0)     | •           | •           | •           | D              | o              | 0              | D              | NW0<br>(0)     |
|           | 03h            | Entry Mode                             | TRIREG       | DFM (0)         | 0            | BGR (D)        | 0              | 0              | HWM            | 0              | ORG         | 0           | I/D1        | NDO            | AM             | 0              | D              | 0              |
|           | 04h            | Resizing Control                       | (D)<br>D     | 0               | 0            | D              | 0              | 0              | (0)<br>RCV1    | RCVD           | (D)<br>D    |             | (1)<br>RCH1 | (1)<br>RCHD    | (0)            | 0              | R8Z1           | R820           |
|           |                |  |              | _               | -            |                | -              |                | (0)            | (0)            |             |             | (0)         | (0)            |                | _              | (0)            | (0)            |
|           | 07h            | Display control (1)                    | D            | 0               | PTDE1<br>(0) | PTDED<br>(D)   | 0              | 0              | •              | BASEE<br>(0)   | 0           | (0)         | GON<br>(D)  | DTE<br>(0)     | COL<br>(0)     | 0              | D1<br>(0)      | D0<br>(0)      |
|           | OSh            | Display control (2)                    | D            | 0               | o            | D              | FP3<br>(1)     | FP2<br>(0)     | FP1<br>(0)     | FP0<br>(0)     | •           | 0           | D           | •              | BP3<br>(1)     | BP2<br>(0)     | BP1<br>(0)     | BP0<br>(0)     |
|           | 09h            | Display control (3)                    | D            | 0               | D            | D              | 0              | PT82           | PT81           | PTSD           | D           | 0           | PTG1        | PTGO           | 18C3           | 18C2           | IBC1           | 1800           |
| <u> </u>  | DAh            | Display control (4)                    | D            | 0               | 0            | D              | 0              | (D)<br>D       | (D)<br>D       | 0)             | D           | 0           | (0)         | (D)<br>D       | (0)<br>FMARK   | (0)<br>FMI2    | (D)<br>FMI1    | (0)<br>FMID    |
|           | OCh            | External Interface                     | D            | ENC2            | ENC1         | ENCO           | •              |                | 0              | RM             | D           | 0           | DM1         | DMD            | OE (0)         | (0)            | (D)<br>RIM1    | (0)<br>RIM0    |
|           |                | control (1)                            |              | (0)             | (0)          | (0)            | <u> </u>       | 11             |                | (0)            |             |             | (0)         | (0)            |                | -              | (0)            | (0)            |
|           | ODh            | Frame Maker<br>Position                | D            | 0               | o            | D              | 0              | •              | D              | FMP8<br>(0)    | FMP7<br>(0) | FMP6<br>(0) | FMP5<br>(0) | FMP4<br>(0)    | FMP3<br>(0)    | FMP2<br>(0)    | FMP1<br>(0)    | FMP0<br>(0)    |
|           | OFh            | External Interface<br>control (2)      | D            | 0               |              | 0              | •              | 0              | D              | 0              | D           | 0           | 0           | V8PL<br>(0)    | H8PL<br>(0)    | 0              | EPL<br>(0)     | DPL<br>(0)     |
|           | 10h            | Power Control (1)                      | D            | 0               | 0            | SAP            | ВТЗ            | BT2            | BT1            | вто            | APE         | 0           | AP1         | APO            | 0              | DSTB           | SLP            | 0              |
|           | 11h            | Power Control (2)                      | D            | 0               | 0            | (0)            | (0)            | (0)<br>DC12    | (0)<br>DC11    | (0)<br>DC10    | (D)<br>D    | DC02        | (D)<br>DC01 | (0)<br>DC00    | 0              | (0)<br>VC2     | (D)<br>VC1     | VCO            |
|           | 12h            | Power Control (3)                      | D            | .0              | 0            | 0              | 0              | (D)<br>D       | (D)<br>D       | (0)            | D           | 0           | (D)<br>D    | (D)<br>PON (D) | VRH3           | (0)<br>VRH2    | (D)<br>VRH1    | (0)<br>VRH0    |
|           |                |  |              |                 |              | /              |                |                |                |                |             |             |             |                | (0)            | (0)            | (0)            | (0)            |
|           | 13h            | Power Control (4)                      | D            | 0               | 9            | VDV4<br>(0)    | VDV3<br>(0)    | VDV2<br>(0)    | VDV1<br>(0)    | VDV0<br>(0)    | 0           | 0           | D           | D              | 0              | 0              | D              | 0              |
|           | 17h            | Power Control (5)                      | D            | o               | 0            | D              | 0              | 0              | D              | 0              | D           | 0           | D           | D              | 0              | 0              | D              | PSE<br>(0)     |
|           | 20h            | GRAM address Set<br>Horizontal Address | 0            | 0 <sup>TP</sup> | D            | D              | 0              | 0              | 0              | 0              | AD7<br>(0)  | AD6<br>(0)  | AD5<br>(0)  | AD4<br>(0)     | AD3<br>(0)     | AD2<br>(0)     | AD1<br>(0)     | AD0<br>(0)     |
|           | 21h            | GRAM address Set                       | 0            | 0               | 0            | D              | 0              | 0              | D              | AD16           | AD15        | AD14        | AD13        | (U)<br>AD12    | (0)<br>AD11    | AD10           | AD9            | AD8            |
| <u> </u>  | 22h            | GRAM data                              | $\mathbf{V}$ |                 |              |                |                | <u> </u>       | V              | (0)            | (0)         | (0)         | (0)         | (0)            | (0)            | (0)            | (0)            | (0)            |
|           |                |  | V            |                 |              |                |                |                |                |                |             |             |             | -              |                |                |                |                |
|           | 28h            | NVM read data (1)                      | D            | 0               | 0            | D              | °              | 0              | D              | 0              | D           | 0           | D           | D              | UID3<br>(0)    | UID2<br>(0)    | UID1<br>(0)    | (0)            |
|           | 29h            | NVM read data (2)                      | D            | 0               | •            | D              | 0              | 0              | D              | 0              | D           | 0           | D           | VCM14<br>(0)   | VCM13<br>(0)   | VCM12<br>(0)   | VCM11<br>(D)   | VCM10<br>(0)   |
|           | 2Ah            | NVM read data (3)                      | D            | 0               | 0            | 0              | 0              | 0              | D              | 0              | VCMBE       | 0           | D           | VCM24          | VCM23          | VCM22          | VCM21          | VCM20          |
|           | 30h            | γ Control (1)                          | D            | 0               | 0            | D              | 0              | POKP           | POKP           | POKP           | L(0)<br>D   | 0           | D           | (0)            | (0)            | (0)<br>POKP    | (D)<br>POKP    | (0)<br>POKP    |
|           | 31h            | γ Control (2)                          | D            | 0               |              | 0              | 0              | 12 (0)<br>P0KP | 11 (0)<br>POKP | 10 (0)<br>POKP | D           | 0           | D           | 0              | 0              | 02 (0)<br>POKP | 01 (0)<br>POKP | 00 (0)<br>P0KP |
|           |                | · Control (2)                          | _            |                 | <u> </u>     |                |                | 32 (0)         | 31 (0)         | 30 (0)         | _           | _           | _           |                |                | 22 (0)         | 21 (0)         | 20 (0)         |
|           | 32h            | γ Control (3)                          | •            | 0               | •            | D              | 0              | POKP<br>52 (0) | POKP<br>51 (0) | POKP<br>50 (0) | D           | 0           | D           | D              | 0              | P0KP<br>42 (0) | POKP<br>41 (D) | POKP<br>40 (0) |
|           | 33h            | γ Control (4)                          | 9            | 0               | <b>)</b> 0   | D              | 0              | 0              | POFP<br>11 (0) | P0FP<br>10 (0) | D           | 0           | D           | D              | ٥              | 0              | P0FP<br>01 (0) | P0FP<br>00 (0) |
|           | 34h            | γ Control (5)                          | D            | 0               | 0            | D              | 0              | 0              | POFP           | POFP           | D           | 0           | D           | D              | 0              | 0              | POFP           | POFP           |
|           | 35h            | γ Control (6)                          | D            | 0               | 0            | D              | 0              | PORP           | 31 (D)<br>PORP | 30 (0)<br>PORP | D           | 0           | D           | D              | 0              | PORP           | 21 (0)<br>PORP | 20 (0)<br>PORP |
|           | 36h            | γ Control (7)                          | D            | 0               | 0            | VORP           | VORP           | 12 (0)<br>VORP | 11 (0)<br>VORP | 10 (0)<br>VORP | D           | 0           | D           | VORP           | VORP           | 02 (0)<br>VORP | 01 (0)<br>VORP | 00 (0)<br>VORP |
| L         |                |  | N            |                 |              | 14 (0)         | 13 (0)         | 12 (0)         | 11 (0)         | 10 (0)         |             |             |             | 04 (0)         | 03 (0)         | 02 (0)         | 01 (0)         | 00 (0)         |
|           | 37h            | γ Control (8)                          | D            | 0               | 0            | D              | 0              | POKN<br>12 (0) | POKN<br>11 (0) | POKN<br>10 (0) | D           | 0           | D           | D              | o              | POKN<br>02 (0) | POKN<br>01 (0) | POKN<br>00 (0) |
|           | 38h            | γ Control (9)                          | D            | 0               | o            | D              | 0              | POKN<br>32 (0) | POKN<br>31 (D) | POKN<br>30 (0) | D           | 0           | D           | D              | ٥              | POKN<br>22 (0) | P0KN<br>21 (0) | POKN<br>20 (0) |
|           | 39h            | γ Control (10)                         | D            | 0               | 0            | D              | 0              | POKN           | POKN           | POKN           | D           | 0           | D           | D              | 0              | POKN           | POKN           | POKN           |
|           | 3Ah            | γ Control (11)                         | D            | 0               | 0            | D              | 0              | 52 (O)<br>O    | 51 (D)<br>POFN | 50 (0)<br>POFN | D           | 0           | D           | D              | 0              | 42 (0)         | 41 (D)<br>POFN | 40 (0)<br>POFN |
| <b>—</b>  | 38h            | γ Control (12)                         | D            | 0               | 0            | D              | 0              | 0              | 11 (0)<br>POFN | 10 (0)<br>P0FN | D           | 0           | D           | D              | 0              | 0              | 01 (0)<br>POFN | 00 (0)<br>P0FN |
| L         |                | γ Control (13)                         | 0            |                 |              |                |                | PORN           | 31 (D)<br>PORN | 30 (0)<br>PORN | 0           |             | 0           |                | 0              |                | 21 (D)<br>PDRN | 20 (0)<br>PORN |
|           | 3Ch            |  |              | 0               | 0            | D              | 0              | 12 (0)         | 11 (0)         | 10 (0)         |             | 0           |             | D              |                | PORN<br>02 (0) | 01 (0)         | 00 (0)         |
|           | 3Dh            | γ Control (14)                         | D            | 0               | o            | VORN<br>14 (0) | VORN<br>13 (D) | VORN<br>12 (0) | VORN<br>11 (0) | VORN<br>10(0)  | D           | 0           | D           | VORN<br>04 (0) | VORN<br>03 (0) | VORN<br>02 (0) | VORN<br>01 (0) | VORN<br>00 (0) |
|           | 50h            | Window Horzontal                       | D            | 0               | 0            | 0              | 0              | 0              | 0              | 0              | HSA7        | HSA6        | HBAS        | HSA4           | HBA3           | H8A2           | HSA1           | HBAD           |
|           | 51h            | RAM address start<br>Window Horzontal  | D            | 0               | 0            | D              | 0              | 0              | D              | 0              | (0)<br>HEA7 | (0)<br>HEA6 | (D)<br>HEAS | (D)<br>HEA4    | (0)<br>HEA3    | (0)<br>HEA2    | (0)<br>HEA1    | (0)<br>HEAD    |
|           | 52h            | RAM address start<br>Window Vertical   | D            | 0               | 0            | D              | 0              | 0              | D              | VBAB           | (1)<br>V8A7 | (1)<br>V8A6 | (1)<br>V8A5 | (D)<br>VSA4    | (1)<br>V8A3    | (1)<br>V8A2    | (1)<br>V8A1    | (1)<br>V8A0    |
|           |                | RAM address start                      |              |                 |              |                |                |                |                | (0)            | (0)         | (0)         | (0)         | (0)            | (0)            | (0)            | (0)            | (0)            |
|           | 53h            | Window Vertical<br>RAM address start   | D            | 0               | ٥            | D              | 0              | 0              | D              | (1)            | VEA7<br>(0) | VEA6<br>(0) | (1)         | (1)            | (1)            | (1)            | VEA1<br>(1)    | (1)            |
|           | 60h            | Driver Output<br>Control               | G8<br>(D)    | 0               | NL5<br>(0)   | NL4<br>(D)     | NL3<br>(0)     | NL2<br>(0)     | NL1<br>(D)     | NL0<br>(0)     | D           | 0           | 8CN5<br>(0) | 8CN4<br>(0)    | 8CN3<br>(0)    | 8CN2<br>(0)    | 8CN1<br>(0)    | 8CN0<br>(0)    |
|           | 61h            | Image Display                          | 0            | 0               | 0            | 0              | 0              | 0              | 0              | 0              | D           | 0           | 0           | 0              | 0              | NDL            | VLE            | REV            |
|           | L              | Control                                | L            | L               |              |                |                | L              |                | L              | L           |             |             | L              |                | (0)            | (0)            | (0)            |



NOV/2007

PAGE 17 OF 28

|   | 6Ah | Vertical Scolling  | D | 0 | 0 | D | 0     | 0     | D     | VL8    | VL7    | VL6    | VL5      | VL4    | VL3    | VL2    | VL1    | VLD    |
|---|-----|--------------------|---|---|---|---|-------|-------|-------|--------|--------|--------|----------|--------|--------|--------|--------|--------|
|   |     | Control            |   |   |   |   |       |       |       | (0)    | (0)    | (0)    | (0)      | (0)    | (0)    | (0)    | (0)    | (0)    |
| I | 80h | Display Position 1 | D | 0 | 0 | D | 0     | 0     | D     | PTDP   | PTDP   | PTDP   | PTDP     | PTDP   | PTDP   | PTDP   | PTDP   | PTDP   |
|   |     |                    |   |   |   |   |       |       |       | 08 (0) | 07 (0) | 06 (0) | 05 (0)   | 04 (0) | 03 (0) | 02 (0) | 01 (D) | 00 (0) |
| I | 81h | GRAM start line    | D | 0 | 0 | D | 0     | 0     | D     | PT8A   | PTSA   | PT8A   | PTSA     | PTSA   | PTSA   | PT8A   | PTSA   | PTSA   |
|   |     | address 1          |   |   |   |   |       |       |       | 08 (0) | 07 (0) | 06 (0) | 05 (0)   | 04 (0) | 03 (0) | 02 (0) | 01 (0) | 00 (0) |
| I | 82h | GRAM end line      | D | 0 | 0 | D | 0     | 0     | D     | PTEA   | PTEA   | PTEA   | PTEA     | PTEA   | PTEA   | PTEA   | PTEA   | PTEA   |
|   |     | address 1          |   |   |   |   |       |       |       | 08 (0) | 07 (0) | D6 (D) | 05 (0)   | 04 (0) | 03 (0) | 02 (0) | 01 (0) | 00 (0) |
| I | 83h | Display Position 2 | D | 0 | 0 | D | 0     | 0     | D     | PTDP   | PTDP   | PTDP   | PTDP     | PTDP   | PTDP   | PTDP   | PTDP   | PTDP   |
|   |     |                    |   |   |   |   |       |       |       | 18 (0) | 17 (0) | 16 (0) | 15 (0)   | 14 (0) | 13 (0) | 12 (0) | 11 (0) | 10 (0) |
| I | 84h | GRAM start line    | D | 0 | 0 | D | 0     | 0     | D     | PT8A   | PTSA   | PTSA   | PTSA     | PTSA   | PT8A   | PTSA   | PTSA   | PTSA   |
|   |     | address 2          |   |   |   |   |       |       |       | 18 (0) | 17 (0) | 16 (D) | 15 (0)   | 14 (0) | 13 (0) | 12 (0) | 11 (0) | 10 (0) |
| I | 85h | GRAM end line      | D | 0 | 0 | D | 0     | 0     | D     | PTEA   | PTEA   | PTEA   | PTEA     | PTEA   | PTEA   | PTEA   | PTEA   | PTEA   |
|   |     | address 2          |   |   |   |   |       |       |       | 18 (0) | 17 (0) | 16 (0) | 15 (0)   | 14 (0) | 13 (0) | 12 (0) | 11 (0) | 10 (0) |
| I | 90h | Panel Interface    | D | 0 | 0 | 0 | 0     | 0     | DIV11 | DIVID  | •      | 0      | D        | RTNI4  | RTNI3  | RTNI2  | RTNI1  | RTNID  |
|   |     | Control 1          |   |   |   |   |       |       | (0)   | (0)    | 117    |        |          | (1)    | (0)    | (0)    | (0)    | (0)    |
| I | 92h | Panel Interface    | D | 0 | 0 | 0 | 0     | NOWI  | NOWI  | NOWI   | 0      | 0      | D        | D      | 9      | 0      | 0      | 0      |
|   |     | Control 2          |   |   |   |   |       | 2(0)  | 1(0)  | 0(0)   | -      |        |          | - 1    |        |        |        |        |
| I | 93h | Panel Interface    | D | 0 | 0 | D | 0     | 0     | VEQW  | VEQ/W  | D      | 0      | D        | D      | 0      | MCP12  | MCPH   | MCPID  |
|   |     | Control 3          |   |   |   |   |       |       | 11(0) | 10(0)  |        |        |          | -      |        | (0)    | (0)    | (0)    |
| I | 95h | Panel Interface    | D | 0 | 0 | D | 0     | 0     | DIVE1 | DIVED  | 0      | 0      | RTNE5    | RTNE4  | RTNE3  | RTNE2  | RTNE1  | RTNEO  |
|   |     | Control 4          |   |   |   |   |       |       | (0)   | (0)    |        |        | (0)      | (D)    | (1)    | (1)    | (1)    | (0)    |
| I | 97h | Panel Interface    | D | 0 | 0 | D | NOW   | NOW   | NOW   | NOW    | D      | 0      | D        | 0      | 70     | 0      | D      | 0      |
|   |     | Control 5          |   |   |   |   | E3(0) | E2(0) |       | E0(0)  |        |        |          | 11     | /      |        |        |        |
| I | 98h | Panel Interface    | D | 0 | 0 | D | 0     | 0     | 0     | 0      | 0      | 0      | D        | 0      | 0      | MCPE2  | MCPE1  | MCPED  |
|   |     | Control 6          |   |   |   |   |       | 1     |       |        |        |        | <u> </u> | -      |        | (0)    | (0)    | (0)    |
| I | ADh | NVM Conmbrol1      | D | 0 | 0 | D | 0     | 0     | D     | 0      | TE     | •      | EOP1     | EOPO   | 0      | 0      | EAD1   | EAD0(  |
|   |     |                    | - |   | - | - |       | -     | -     | -      | (0)    |        | (0)      | (0)    |        |        | (0)    | D)     |
|   | Ath | NVM Control 2      | D | 0 | • | P | •     | 0     | 0     | 0      | ED7    | ٩.     | •        | ED4    | ED3    | ED2    | ED1    | ED0    |
|   |     |                    |   |   |   |   | -     | _     |       |        | (0)    |        |          | (0)    | (0)    | (0)    | (0)    | (0)    |
| I | A4h | Calbration control | D | 0 | • | D | 0     | 0     | D     | 0      | D      | •      | •        | D      | 0      | 0      | D      | CALB   |
|   |     |                    |   |   |   |   |       | L     |       |        |        |        | l        |        | l      | L      | L      | (0)    |

The following are detailed explanations of instructions with illustrations of instruction bits (CB15-0) assigned to each interface.



# FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 18 OF 28

## 6. Quality Units For N-Grade

## 6.1. Scope:

The incoming inspection standards shall be applied to TFT-LCD with cell-finished panel (hereinafter called "panel") that supplied by JINGHUA DISPLAYS LTD, except of those with special requirements from customer

customer.

# 6.2. Incoming inspection:

The buyer (customer) shall inspect the panel within twenty calendar days of the delevery date (the "inspection period") at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. If the results of the inspection from buyer does not send to the seller within twenty calendar days of the delivery date. The shipment shall be regarded as accepted.

The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period ,such samples of panel within such lot show an unacceptable number of defects in accordance with this incoming inspection standards provided, however the buyer shall notify the seller in writing of any such rejection promptly, and no later in three business days of the end of the inspection period.

Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the panel shall be lapsed and the panel shall be deemed "Accepted" by the buyer

# 6.3. Inspection sampling plan:

- 6.3.1.Lot size: Quantity per shipment lot per model.
- 6.3.2.Sampling type: Normal inspection, single sampling.
- 6.3.3.Sampling level: Level II.
- 6.3.4. Acceptable quality level (AQL):
  - 6.3.4.1.Major defect: AQL=2.5%.
  - 6.3.4.2.Minor defect: AQL=2.5%

# 6.4. Inspection instruments:

6.4.1.A single 20W fluorescent lamp.

6.4.2.Pattern generator: Philips PM5518 or equivalent model.

6.4.3.Video board:JINGHUA video board or equivalent. The output of the signal shall comply to the specifications provided by JINGHUA

6.4.4.Luminance colorimeter: Topcon BM-7 or equivalent model.

# 6.5. Inspection environment conditions:

6.5.1.Room temperature:  $25 \pm 5$ 



PAGE 19 OF 28

- 6.5.2.Inspection time:  $10 \pm 5$  seconds for one modules.
- 6.5.3.Inspection distance:  $30 \pm 5$  cm.
- 6.5.4. Viewing angle: The viewing line should be perpendicular to the surface of the module.
- 6.5.5. Lighting: Fluorescent light(Day-Light Type) display surface illumination to be 800~1200 Lux for cosmetic inspection. 100~400 Lux for function inspection.

#### 6.6. Classification of defects:

Defects are classified as major defects and minor defects according to the degree of defectiveness defined herein.

6.6.1. Major defects:

A major defect is a defect that is likely to result in failure, or to reduce the usability of the product for its intended purpose.

6.6.1.1.Abnormal operation: panel cannot display normally.

6.6.1.2.Line defect.

6.6.1.3.Extensive Glass Crack (Refer to 6-2-2).

6.6.2. Minor defects:

A minor defect is a defect that is not likely to reduce the usability of the product for its intended purpose.

#### 6.6.2.1.Dot defect:

A. Inspection pattern : Full white,full black, full red, full green, full blue and grey screens. B. Criteria :(acceptable)

| Item   | Total |
|--|-------|
| Black dot defect                               | 2     |
| Bright dot defect<br>(Red, Green, Blue, White) | 2     |
| Total  | 4     |

Note: 1. Dot defect is defined as the defective area of the dot area is

larger than 50 % of the dot area and it is invisible through 5% ND filter.

2. Tiny bright dot: Meaning the bright dot is small than 50% of the dot area and it also should be invisible under 5% ND filter.

(Don't defin the amount)



NOV/2007


PAGE 20 OF 28

6.6.2.2.Scratches, dent, and extraneous substances:

|  |                               |                                       | Dimensional | -   |
|--|-------------------------------|---------------------------------------|-------------|---|
| Item                                       |                               | Dimension<br>(unit: mm)               |             | Criteria/<br>Judgment   |
| Dot  |                               | d 0.15                                |             | Ignore  |
|  | Dot shape                     | 0.15 < d 0.3                          |             | N 4   |
|  |                               | d > 0.3                               |             | None  |
|  |                               | W 0.05                                |             | Ignore  |
| Scratch/<br>particle                       |                               | 0.05 < W 0.1                          | L 0.5       | Ignore  |
| particle                                   | Line shape                    |                                       | 0.5 < L 2.5 | N 4   |
|  |                               |                                       | L > 2.5     | None  |
|  |                               | W > 0.1                               |             | None  |
| Polarizer<br>bubble/ dent<br>(active area) | Dot shape                     | d 0.4                                 |             | Ignore  |
|  |                               | 0.4 <d 0.7<="" td=""><td>N 4</td></d> |             | N 4   |
|  |                               | d > 0.7                               |             | None  |
|  |                               | W 0.05                                |             | Ignore  |
|  |                               |                                       | L 0.5       | Ignore  |
|  | Line shape                    | 0.05 < W 0.1                          | 0.5 < L 2.5 | N 4   |
|  |                               |                                       | L>2.5       | None  |
|  |                               | W > 0.1                               |             | None  |
| Dirty /<br>surface stain                   | display area/<br>bonding area | No-define                             |             | If the defect<br>could be wiped<br>by alcohol is<br>acceptable. |



Note 1. The definition of d is defined as follows: Average diameter (d)=(X+Y)/2, where




2. Polarizer bubble/bubble line is defined as the bubble/bubble line appears on active display area. The defect of polarizer bubble/ bubble line shall be ignored if the polarizer bubble/bubble line appears on the outside of the active display area.

6.6.3.Glass crack

The criterion for glass crack is established as it doesn't cause any

functional and relibility failure and other galss crack without this concern shall be accepted. (refer to picture)

- 6.6.3.1 Can't damage alignment mark of IC and FPC
- 6.6.3.2. Function test can be work as normally.
- 6.6.3.3. Both the citcuit of Vcom can't open,(Both the route shall be ok from FPC pad to display area)
- 6.6.3.4.The outline of Vcom signal might be different with our other modules.



6.6.4. All the defects shall be determined only after polarizer attached and COG process.



NOV/2007

PAGE 22 OF 28

## **6.7. Inspection judgement:**

- 6.7.1.The judgement of the shipped lot(acceptance or rejection) should follow the sampling plan of MIL-STD-105E, single sampling, normal inspection, level II.
- 6.7.2. If the number of defects is equal to or less than the applicable acceptance level, the lot shall be accepted

level, the lot shall be accepted.

6.7.3.If the number of defects is more than the applicable acceptance level, the lot

shall be rejected and the buyer should inform the seller of the result of

incoming inspection in writing.

## 6.8 Precaution:

## Please pay attention to the following items when you use the LCD panel.

- 6.8.1 Do not twist or bend the panel and prevent the unsuitable external force for panel during assembly.
- 6.8.2 Adopt measures for good heat radiation. Be sure to use the panel with in the specified temperature.
- 6.8.3 Avoid dust or oil mist during assembly.
- 6.8.4 Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the panel.
- 6.8.5 Less EMI: it will be more safety and less noise.
- 6.8.6 Please operate panel in suitable temperature. The response time & brightness will drift by different temperature.
- 6.8.7 Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 6.8.8 Be sure to turn off the power when connecting or disconnecting the circuit.
- 6.8.9 Display surface never likes dirt or stains.
- 6.8.10 A dewdrop may lead to destruction. Please wipe off any moisture before using panel.
- 6.8.11 Sudden temperature changes cause condensation.
- 6.8.12 High temperature and humidity may degrade performance. Please do not expose the panel to the direct sunlight and so on.
- 6.8.13 Acetic acid or chlorine compounds are not friends with TFT display panel.
- 6.8.14 Static electricity will damage the panel; please do not touch the panel without any grounded device.
- 6.8.15 No strong vibration or shock. It would lead glass broken.
- 6.8.16 Storage the panel in suitable environment with regular packing.
- 6.8.17 Be careful of injury from a broken display panel.
- 6.8.18 Please avoid the pressure adding to the surface (front or rear side) of panel, because it will cause the display non-uniformity or other function issue.



# FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 23 OF 28

## 7. Quality Units For P-Grade

## 7.1. Scope:

The incoming inspection standards shall be applied to TFT-LCD CELL (hereinafter called "CELL")

that supplied by JINGHUA DISPLAYS LTD, except of those with special requirements from customer.

## 7.2. Incoming inspection:

The buyer (customer) shall inspect the modules within twenty calendar days of the delivery date (the "inspection period") at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. If the results of the inspection from buyer does not send to the seller within twenty calendar days of the delivery date. The modules shall be regards as acceptance.

The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period, such samples of modules within such lot show an unacceptable number of defects in accordance with this incoming inspection standards, provided however that the buyer must notify the seller in writing of any such rejection promptly, and not later than within three business days of the end of the inspection period. Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the modules shall be lapsed and the modules shall be deemed to have been accepted by the buyer.

# 7.3. Inspection sampling plan:

Unless otherwise agreed in writing, the sampling plan of incoming inspection shall be based on MIL-STD-105E.

- 7.3.1.Lot size: Quantity per shipment lot per model.
- 7.3.2.Sampling type: Normal inspection, single sampling.
- 7.3.3.Sampling level: Level II.
- 7.3.4. Acceptable quality level (AQL):
  - 7.3.4.1.Major defect: AQL=0.65%.
  - 7.3.4.2.Minor defect: AQL=1.0%

# 7.4. Inspection instruments:

- 7.4.1.A single 20W fluorescent lamp.
- 7.4.2.Luminance colorimeter: Topcon BM-7 or equivalent model.

# 7.5. Inspection environment conditions:

- 7.5.1.Room temperature:  $25 \pm 5$
- 7.5.2. Humidity: 55 ± 10 % RH.

7.5.3.Lighting: Fluorescent light(Day-Light Type) display surface illumination to be 800~1200 Lux for cosmetic inspection. 100~400 Lux for function inspection.

7.5.4. The-viewing line should be perpendicular to the surface of the module.



**PAGE 24 OF 28** 

7.5.5.Inspection distance: $30 \pm 5$  cm.

## 7.6. Classification of defects:

Defects are classified as major defects and minor defects according to the degree of defectiveness defined herein.

7.6.1.Major defects:

A major defect is a defect that is likely to result in failure, or to reduce the usability of the product for its intended purpose.

7.6.1.1.Abnormal operation: panel cannot display normally.

7.6.1.2.Line defect.

7.6.1.3.Extensive Glass Crack (Refer to 6-4).

7.6.1.4.LC bubble & LC leakage.

7.6.2.Minor defects:

A minor defect is a defect that is not likely to reduce the usability of the product for its intended purpose. 7.6.2.1.Dot defect:

A. Inspection pattern: Full white, full black, full gray, horizontal white-black flicker, vertical white-black flicker

B. Criteria :(acceptable)

| Item              | Total |
|-------------------|-------|
| Black dot defect  | N 2   |
| Bright dot defect | N 1   |
| Total             | N 2   |

| Item            | Criteria/judgnment        |             |  |
|-----------------|---------------------------|-------------|--|
| Tiny bright dot | Invisible under ND<br>0.4 | Ingore      |  |
| They bright dot | Invisible under ND<br>0.4 | Not allowed |  |

Note 1. This inspection cannot be evaluated before module assembly.

- 2. Dot defect is defined as the defective area of the dot area, which is larger than 50% of the dot area. The distance between dot defects should be more than 5mm apart. (Tiny bright dot can't adapt to this rule.)
- 3. Tiny bright dot: Meaning the bright dot is small than 50% of the dot area and it should be invisible under ND filter 39.85%. (ND-0.4).



NOV/2007


PAGE 25 OF 28

7.6.3.Scratches and extraneous substances:

Dimensional unit: mm

| Item   |  | Dimension<br>(unit: mm)                             | Criteria/Judgment  |
|--|--|---|--|
|  | Display<br>area  | W≤0.03  | Ignore   |
| Scratch  |  | L≤2.5 , 0.03 <w≤0.05< td=""><td>N≤2</td></w≤0.05<>  | N≤2  |
|  |  | L>2.5 or W>0.05                                     | None   |
|  | Black/<br>White<br>spots(The<br>distance<br>between dot<br>defects<br>shuould be<br>more 5mm<br>apart) | D ≦0.15   | lgnore   |
| Extraneous   |  | 0.15 <d≦0.2< td=""><td>N≦2</td></d≦0.2<>            | N≦2  |
| Substances/<br>Foreign<br>material<br>(Inside the<br>Cell) |  | D>0.2   | Not allowed  |
|  | Black/<br>White lines<br>L: Length<br>W: Width   | W≦0.03  | lgnore   |
|  |  | L≦2.5<br>0.03 <w≦0.05< td=""><td>N≦2</td></w≦0.05<> | N≦2  |
|  |  | L>2.5 orW $>$ 0.05                                  | None   |
| Dirty /<br>surface stain                                   | display area/<br>bonding area  | No-define   | If the defect could be<br>wiped by alcohol is<br>acceptable. |

Note 1. The definition of D is defined as follows: Average diameter D=(X+Y)/2, where






PAGE 26 OF 28

# 7.6.4 Glass Broken and Chipping

| Glass Crack | Extensive<br>Crack    | Dimension<br>(unit: mm)<br>CF Glass  | Criteria/<br>Judgment  |
|-------------|-----------------------|--|--|
| Glass Crack | Extensive             |  |  |
| Glass Crack |                       | CF Glass   |  |
|             |                       | TFT Glass  | Not allowed  |
|             | Cornor<br>Broken (I)  | CF Glass<br>A  | TFT Glass<br>Ignore  |
|             |                       | A>2.0 or B>2.0   | Not allowed  |
|             | Cornor<br>Broken (II) | Note: To be applied to both Cl<br>$A \leq 1.5, B \leq 1.5, C \leq T$<br>A > 1.5  or  B > 1.5 | TFT Glass<br>TFT Glass<br>F and TFT Glass<br>Ignore<br>Not allowed |



Note: 1. Extensive crack is not allowed.

2. "T" stands for "Thickness" of the TFT, CF glass.



FS-TJ028A02-03 REV. A (240320W2HEG12SP) NOV/2007 PAGE 28 OF 28

#### 7.7 Precaution:

#### Please pay attention to the following items when you use the LCD panel.

- 7.7.1 Do not twist or bend the panel and prevent the unsuitable external force for panel during assembly.
- 7.7.2 Adopt measures for good heat radiation. Be sure to use the panel with in the specified temperature.
- 7.7.3 Avoid dust or oil mist during assembly.
- 7.7.4 Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the panel.
- 7.7.5 Less EMI: it will be more safety and less noise.
- 7.7.6 Please operate panel in suitable temperature. The response time & brightness will drift by different temperature.
- 7.7.7 Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 7.7.8 Be sure to turn off the power when connecting or disconnecting the circuit.
- 7.7.9 Display surface never likes dirt or stains.
- 7.7.10 A dew drop may lead to destruction. Please wipe off any moisture before using panel.
- 7.7.11 Sudden temperature changes cause condensation.
- 7.7.12 High temperature and humidity may degrade performance. Please do not expose the panel to the direct sunlight and so on.
- 7.7.13 Acetic acid or chlorine compounds are not friends with TFT display panel.
- 7.7.14 Static electricity will damage the panel, please do not touch the panel without any grounded device.
- 7.7.15 No strong vibration or shock. It would lead glass broken.
- 7.7.16 Storage the panel in suitable environment with regular packing.
- 7.7.17 be careful of injury from a broken display panel.

7.7.18 Please avoid the pressure adding to the surface (front or rear side) of panel, because it will cause the display non-uniformity or other function issue.

"Shenzhen Jinghua Displays CO., LTD. reserves the right to change this specification"

- END -