



FS-TJ028A02-03 REV. A  
(240320W2HEG12SP)

NOV/2007

PAGE 1 OF 28

DOCUMENT NUMBER AND REVISION

**FS-TJ028A02-03 REV. A**  
**(240320W2HEG12SP)**

DOCUMENT TITLE:  
**SPECIFICATION**  
**OF**  
**LCD MODULE TYPE**

CUSTOMER	
MODEL NUMBER	<b>TJ028A02-03</b>
CUSTOMER APPROVAL	
DATE	

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	LIANG YUN	梁云	2007.11.19
CHECKED BY	JIANG WEN RONG	江文荣	07.11.19
APPROVED BY	WANG ZHAO CAI	王兆才	07.11.19

SHENZHEN JINGHUA DISPLAYS CO., LTD.

No.511 Bldg.6.7/F., Bagualing Ind.District, Shenzhen, Guangdong Province, China

Fax: 86-755-82262610

URL: [www.china-lcd.com](http://www.china-lcd.com)



**DOCUMENT REVISION HISTORY 1:**

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2007.11.19	First Release.	LIANG YUN	JIANG WEN RONG



## CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	9
4. ABSOLUTE MAXIMUM RATINGS	11
4.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	11
4.2 ENVIRONMENTAL CONDITION	11
5. ELECTRICAL SPECIFICATIONS	12
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	12
5.2 LED SPECIFICATIONS	13
5.3 TIMING SPECIFICATIONS	14
5.4 INSTRUCTION TABLE	16
6. QUALITY UNITE FOR N-GRADE	18
7. QUALITY UNITE FOR P-GRADE	23



## Specification of LCD Module Type Item No.: TJ028A02-03

### 1. General Description

- 240(RGB) x 320 2.83" TFT Transmissive normal black Matrix LCD Module.
- Viewing Angle: 12 O'clock direction.
- 'Sunplus' SPFD5408 LCD Controller & Driver or equivalent (COG type)
- Power Supply: +2.8V.
- Interface type: FPC
- White backlight. (Side LED)

### 2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	49.6(L) × 69.15 (W) × 3.45 (H) (Exclude FPC)	mm
	49.6(L) × 98.37 (W) × 3.45 (H) (Include FPC)	
Active area	43.2(L) × 57.6(W)	mm
Display format	240(RGB) × 320	dots
Pixel pitch	0.18(V) × 0.18(H)	mm




Figure 1: Module Specification





Figure 2: LCD Specification



**JHD CO LTD**

Figure 3: Recommend the power supply for circuit




Figure 4: Block diagram





### 3. Interface signals

Table 2(a) for FPC

Pin No.	Symbol	Description																
1	DB0	<p>Served as an 18-bit parallel bi-directional data bus. Data bus pin assignment corresponding to different modes are summarized in the table:</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>Pin Assignment</th> </tr> </thead> <tbody> <tr> <td>8-bit system interface</td> <td>DB17-DB10</td> </tr> <tr> <td>9-bit system interface</td> <td>DB17-DB9</td> </tr> <tr> <td>16-bit system interface</td> <td>DB17-DB10, DB8-DB1</td> </tr> <tr> <td>18-bit system interface</td> <td>DB17-DB0</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB12</td> </tr> <tr> <td>16-bit External (RGB) interface</td> <td>DB17-10, DB8-DB1</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB0</td> </tr> </tbody> </table>	Mode	Pin Assignment	8-bit system interface	DB17-DB10	9-bit system interface	DB17-DB9	16-bit system interface	DB17-DB10, DB8-DB1	18-bit system interface	DB17-DB0	18-bit External (RGB) interface	DB17-DB12	16-bit External (RGB) interface	DB17-10, DB8-DB1	18-bit External (RGB) interface	DB17-DB0
Mode	Pin Assignment																	
8-bit system interface	DB17-DB10																	
9-bit system interface	DB17-DB9																	
16-bit system interface	DB17-DB10, DB8-DB1																	
18-bit system interface	DB17-DB0																	
18-bit External (RGB) interface	DB17-DB12																	
16-bit External (RGB) interface	DB17-10, DB8-DB1																	
18-bit External (RGB) interface	DB17-DB0																	
2	DB1																	
3	DB2																	
4	DB3	<p>Must connect to the GND or IOVCC level when not in use.</p> <p>These pins have weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>																
5	GND1	Ground.																
6	VCC1	Internal logic power.																
7	/CS	<p>Chip select signal.</p> <p>Low: the SPFD5408A is accessible</p> <p>High: the SPFD5408A is not accessible Must connect to the GND or IOVCC level when not used.</p> <p>This pin has weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>																
8	RS	<p>Used as register selection input.</p> <p>When RS = "High", Data register is selected.</p> <p>When RS = "Low", Instruction register is selected.</p>																
9	/WR	<p>(A) In 80-system interface mode, a write strobe signal can be input via this pin and initializes a write operation when the signal is low.</p> <p>(B) In SPI mode, served as a synchronizing clock signal.</p> <p>This pin has weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>																
10	/RD	<p>In 80-system interface mode, a read strobe signal can be input via this pin and initializes a read operation when the signal is low.</p> <p>Must connect to the GND or IOVCC level when not in use.</p> <p>This pin has weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>																
11	GND	Ground.																
12	X+	Connect to the right of Touch Panel.																
13	Y+	Connect to the top of Touch Panel.																
14	X-	Connect to the left of Touch Panel.																
15	Y-	Connect to the bottom of Touch Panel.																



Table 2(a) for FPC

16	LEDA	Anode of the backlight.																
17	LEDK1	Cathode of the backlight.																
18	LEDK2																	
19	LEDK3																	
20	LEDK4																	
21	GND	Ground.																
22	DB4	<p>Served as an 18-bit parallel bi-directional data bus. Data bus pin assignment corresponding to different modes are summarized in the table:</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>Pin Assignment</th> </tr> </thead> <tbody> <tr> <td>8-bit system interface</td> <td>DB17-DB10</td> </tr> <tr> <td>9-bit system interface</td> <td>DB17-DB9</td> </tr> <tr> <td>16-bit system interface</td> <td>DB17-DB10, DB8-DB1</td> </tr> <tr> <td>18-bit system interface</td> <td>DB17-DB0</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB12</td> </tr> <tr> <td>16-bit External (RGB) interface</td> <td>DB17-10, DB8-DB1</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB0</td> </tr> </tbody> </table> <p>Must connect to the GND or IOVCC level when not in use. These pins have weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>	Mode	Pin Assignment	8-bit system interface	DB17-DB10	9-bit system interface	DB17-DB9	16-bit system interface	DB17-DB10, DB8-DB1	18-bit system interface	DB17-DB0	18-bit External (RGB) interface	DB17-DB12	16-bit External (RGB) interface	DB17-10, DB8-DB1	18-bit External (RGB) interface	DB17-DB0
Mode	Pin Assignment																	
8-bit system interface	DB17-DB10																	
9-bit system interface	DB17-DB9																	
16-bit system interface	DB17-DB10, DB8-DB1																	
18-bit system interface	DB17-DB0																	
18-bit External (RGB) interface	DB17-DB12																	
16-bit External (RGB) interface	DB17-10, DB8-DB1																	
18-bit External (RGB) interface	DB17-DB0																	
23	DB10																	
24	DB11																	
25	DB12																	
26	DB13																	
27	DB14																	
28	DB15																	
29	DB16																	
30	DB17																	
31	/RESET	RESET pin. This is an active low signal.																
32	VC1	Power supply to the liquid crystal power supply analog circuit. Connect to an external power supply of 2.5V ~ 3.3V.																
33	VCC2	Internal logic power.																
34	GND	Ground.																
35	DB5	<p>Served as an 18-bit parallel bi-directional data bus. Data bus pin assignment corresponding to different modes are summarized in the table:</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>Pin Assignment</th> </tr> </thead> <tbody> <tr> <td>8-bit system interface</td> <td>DB17-DB10</td> </tr> <tr> <td>9-bit system interface</td> <td>DB17-DB9</td> </tr> <tr> <td>16-bit system interface</td> <td>DB17-DB10, DB8-DB1</td> </tr> <tr> <td>18-bit system interface</td> <td>DB17-DB0</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB12</td> </tr> <tr> <td>16-bit External (RGB) interface</td> <td>DB17-10, DB8-DB1</td> </tr> <tr> <td>18-bit External (RGB) interface</td> <td>DB17-DB0</td> </tr> </tbody> </table> <p>Must connect to the GND or IOVCC level when not in use. These pins have weak pull high/low resistors and can be modified to high / low by metal layer change for customer's request.</p>	Mode	Pin Assignment	8-bit system interface	DB17-DB10	9-bit system interface	DB17-DB9	16-bit system interface	DB17-DB10, DB8-DB1	18-bit system interface	DB17-DB0	18-bit External (RGB) interface	DB17-DB12	16-bit External (RGB) interface	DB17-10, DB8-DB1	18-bit External (RGB) interface	DB17-DB0
Mode	Pin Assignment																	
8-bit system interface	DB17-DB10																	
9-bit system interface	DB17-DB9																	
16-bit system interface	DB17-DB10, DB8-DB1																	
18-bit system interface	DB17-DB0																	
18-bit External (RGB) interface	DB17-DB12																	
16-bit External (RGB) interface	DB17-10, DB8-DB1																	
18-bit External (RGB) interface	DB17-DB0																	
36	DB6																	
37	DB7																	



#### 4. Absolute Maximum Ratings

##### 4.1 Electrical Maximum Ratings (Ta = 25 °C)

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	V <sub>DD</sub> , V <sub>CC</sub> , IOVCC,	-0.3	+4.6	V
Power Supply voltage (Logic)	VCI-AGND	-0.3	+4.6	V
Power Supply voltage	DDVDH-AGND	-0.3	+6.5	V
Power Supply voltage	DDVDH-VCL	-0.3	+9.0	V
Power Supply voltage	AGND-VGL	-0.3	+14.0	V
Power Supply voltage	V <sub>GH</sub> -V <sub>GL</sub>	-0.3	+30.0	V
Input Voltage	V <sub>IN</sub>	-0.3	IOVCC+0.3	V

##### 4.2 Environmental Condition

Table 4

Item	Operating Temperature (T <sub>opr</sub> )		Storage Temperature (T <sub>stg</sub> )		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	-20°C	+70°C	-30°C	+80°C	Dry



## 5. Electrical Specifications

### 5.1 Typical Electrical Characteristics

At  $T_a = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 2.8\pm 0.1\text{V}$ ,  $V_{SS}=0\text{V}$ ,  $V_{CC}=2.50\text{V}\sim 3.30\text{V}$ ,  $IOVCC=1.65\text{V}\sim 3.30\text{V}$ .


Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	$V_{DD}-V_{SS}$	-	2.7	2.8	2.9	V
Supply voltage (LCD)	$V_{LCD}=V_{EE}-V_{SS}$	$V_{DD}=+2.8\text{V}$ , Note 1	-	-	-	V
Input Level voltage	$V_{IH}$	$IOVCC =$ $1.65\text{V}\sim 3.30\text{V}$	$0.8\times IOVCC$	-	$IOVCC$	V
	$V_{IL}$	$IOVCC =$ $1.65\text{V}\sim 3.30\text{V}$	-0.3	-	$0.2\times IOVCC$	V
Input Level voltage	$V_{OH}$	$IOVCC =$ $1.65\text{V}\sim 3.30\text{V}$ $I_{OH}=-0.1\text{mA}$	$0.8\times IOVCC$	-	-	V
	$V_{OL}$	$IOVCC =$ $1.65\text{V}\sim 3.30\text{V}$ $I_{OL}=0.1\text{mA}$	-	-	$0.2\times IOVCC$	V
Supply Current (Logic)	$I_{DD}$	Note 1	-	7.5	11.25	mA
Supply voltage for Backlight	$V_{LED}$	Forward current-60mA	2.9	3.2	3.5	V

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



5.2 LED Specifications





### 5.3 Timing Specifications

At  $T_a = -20\text{ }^\circ\text{C}$  To  $+70\text{ }^\circ\text{C}$ ,  $V_{DD} = 2.8\pm 0.1\text{V}$ ,  $V_{SS} = 0\text{V}$ .

Refer to [Fig. 5](#) to [Fig.7](#) the bus-timing diagram for Read/Write Characteristics




Figure 5: The detail-timing diagram for 18-bit and 16-bit




Figure 6: The detail timing diagram for 6-bit




Figure 7: Illustrates the timing diagram when displaying a moving picture through the RGB interface and rewriting data in the still picture GRAM area through the system interface.







6Ah	Vertical Scrolling Control	0	0	0	0	0	0	0	0	VL8 (0)	VL7 (0)	VL6 (0)	VL5 (0)	VL4 (0)	VL3 (0)	VL2 (0)	VL1 (0)	VL0 (0)
80h	Display Position 1	0	0	0	0	0	0	0	0	PTDP 08 (0)	PTDP 07 (0)	PTDP 06 (0)	PTDP 05 (0)	PTDP 04 (0)	PTDP 03 (0)	PTDP 02 (0)	PTDP 01 (0)	PTDP 00 (0)
81h	GRAM start line address 1	0	0	0	0	0	0	0	0	PTBA 08 (0)	PTBA 07 (0)	PTBA 06 (0)	PTBA 05 (0)	PTBA 04 (0)	PTBA 03 (0)	PTBA 02 (0)	PTBA 01 (0)	PTBA 00 (0)
82h	GRAM end line address 1	0	0	0	0	0	0	0	0	PTEA 08 (0)	PTEA 07 (0)	PTEA 06 (0)	PTEA 05 (0)	PTEA 04 (0)	PTEA 03 (0)	PTEA 02 (0)	PTEA 01 (0)	PTEA 00 (0)
83h	Display Position 2	0	0	0	0	0	0	0	0	PTDP 18 (0)	PTDP 17 (0)	PTDP 16 (0)	PTDP 15 (0)	PTDP 14 (0)	PTDP 13 (0)	PTDP 12 (0)	PTDP 11 (0)	PTDP 10 (0)
84h	GRAM start line address 2	0	0	0	0	0	0	0	0	PTBA 18 (0)	PTBA 17 (0)	PTBA 16 (0)	PTBA 15 (0)	PTBA 14 (0)	PTBA 13 (0)	PTBA 12 (0)	PTBA 11 (0)	PTBA 10 (0)
85h	GRAM end line address 2	0	0	0	0	0	0	0	0	PTEA 18 (0)	PTEA 17 (0)	PTEA 16 (0)	PTEA 15 (0)	PTEA 14 (0)	PTEA 13 (0)	PTEA 12 (0)	PTEA 11 (0)	PTEA 10 (0)
90h	Panel Interface Control 1	0	0	0	0	0	0	0	0	DIVI1 (0)	DIVIO (0)	0	0	RTNI4 (1)	RTNI3 (0)	RTNI2 (0)	RTNI1 (0)	RTNI0 (0)
92h	Panel Interface Control 2	0	0	0	0	0	0	0	0	NOWI 2(0)	NOWI 1(0)	0	0	0	0	0	0	0
93h	Panel Interface Control 3	0	0	0	0	0	0	0	0	VEQW 11(0)	VEQW 10(0)	0	0	0	0	MCPI2 (0)	MCPPI (0)	MCPPI0 (0)
95h	Panel Interface Control 4	0	0	0	0	0	0	0	0	DIVE1 (0)	DIVE0 (0)	0	0	RTNE5 (1)	RTNE4 (1)	RTNE3 (1)	RTNE2 (1)	RTNE1 (1)
97h	Panel Interface Control 5	0	0	0	0	0	0	0	0	NOW E3(0)	NOW E2(0)	NOW E1(0)	NOW E0(0)	0	0	0	0	0
98h	Panel Interface Control 6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MCPE2 (0)	MCPE1 (0)	MCPE0 (0)
A0h	NVM Control 1	0	0	0	0	0	0	0	0	TE (0)	0	0	EOP1 (0)	EOP0 (0)	0	0	EAD1 (0)	EAD0 (0)
A1h	NVM Control 2	0	0	0	0	0	0	0	0	ED7 (0)	0	0	ED4 (0)	ED3 (0)	ED2 (0)	ED1 (0)	ED0 (0)	0
A4h	Calibration control	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CALB (0)

The following are detailed explanations of instructions with illustrations of instruction bits (CB15-0) assigned to each interface.



## 6. Quality Units For N-Grade

### 6.1. Scope:

The incoming inspection standards shall be applied to TFT-LCD with cell-finished panel (hereinafter called "panel") that supplied by JINGHUA DISPLAYS LTD, except of those with special requirements from customer.

### 6.2. Incoming inspection:

The buyer (customer) shall inspect the panel within twenty calendar days of the delivery date (the "inspection period" ) at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. If the results of the inspection from buyer does not send to the seller within twenty calendar days of the delivery date. The shipment shall be regarded as accepted.

The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period ,such samples of panel within such lot show an unacceptable number of defects in accordance with this incoming inspection standards provided, however the buyer shall notify the seller in writing of any such rejection promptly, and no later in three business days of the end of the inspection period.

Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the panel shall be lapsed and the panel shall be deemed "Accepted" by the buyer

### 6.3. Inspection sampling plan:

6.3.1.Lot size: Quantity per shipment lot per model.

6.3.2.Sampling type: Normal inspection, single sampling.

6.3.3.Sampling level: Level II.

6.3.4.Acceptable quality level (AQL):

6.3.4.1.Major defect: AQL=2.5%.

6.3.4.2.Minor defect: AQL=2.5%

### 6.4. Inspection instruments:

6.4.1.A single 20W fluorescent lamp.

6.4.2.Pattern generator: Philips PM5518 or equivalent model.

6.4.3.Video board:JINGHUA video board or equivalent. The output of the signal shall comply to the specifications provided by JINGHUA

6.4.4.Luminance colorimeter: Topcon BM-7 or equivalent model.

### 6.5. Inspection environment conditions:

6.5.1.Room temperature:  $25 \pm 5$  .



6.5.2. Inspection time:  $10 \pm 5$  seconds for one modules.

6.5.3. Inspection distance:  $30 \pm 5$  cm.

6.5.4. Viewing angle: The viewing line should be perpendicular to the surface of the module.

6.5.5. Lighting: Fluorescent light(Day-Light Type) display surface illumination to be 800~1200 Lux for cosmetic inspection. 100~400 Lux for function inspection.

### 6.6. Classification of defects:

Defects are classified as major defects and minor defects according to the degree of defectiveness defined herein.

#### 6.6.1. Major defects:

A major defect is a defect that is likely to result in failure, or to reduce the usability of the product for its intended purpose.

6.6.1.1. Abnormal operation: panel cannot display normally.

6.6.1.2. Line defect.

6.6.1.3. Extensive Glass Crack (Refer to 6-2-2).

#### 6.6.2. Minor defects:

A minor defect is a defect that is not likely to reduce the usability of the product for its intended purpose.

##### 6.6.2.1. Dot defect:

A. Inspection pattern : Full white, full black, full red, full green, full blue and grey screens.

B. Criteria :(acceptable)

Item	Total
Black dot defect	2
Bright dot defect (Red, Green, Blue, White)	2
Total	4

Note: 1. Dot defect is defined as the defective area of the dot area is larger than 50 % of the dot area and it is invisible through 5% ND filter.

2. Tiny bright dot: Meaning the bright dot is small than 50% of the dot area and it also should be invisible under 5% ND filter.  
(Don't defin the amount)



6.6.2.2. Scratches, dent, and extraneous substances:


Dimensional unit: mm

Item		Dimension (unit: mm)		Criteria/ Judgment
Polarizer Scratch/ particle	Dot shape	d ≤ 0.15		Ignore
		0.15 < d ≤ 0.3		N 4
		d > 0.3		None
	Line shape	W ≤ 0.05		Ignore
		0.05 < W ≤ 0.1	L ≤ 0.5	Ignore
			0.5 < L ≤ 2.5	N 4
			L > 2.5	None
		W > 0.1		None
Polarizer bubble/ dent (active area)	Dot shape	d ≤ 0.4		Ignore
		0.4 < d ≤ 0.7		N 4
		d > 0.7		None
	Line shape	W ≤ 0.05		Ignore
		0.05 < W ≤ 0.1	L ≤ 0.5	Ignore
			0.5 < L ≤ 2.5	N 4
			L > 2.5	None
		W > 0.1		None
Dirty / surface stain	display area/ bonding area	No-define		If the defect could be wiped by alcohol is acceptable.



Note 1. The definition of d is defined as follows:

Average diameter (d)=(X+Y)/2, where



2. Polarizer bubble/bubble line is defined as the bubble/bubble line appears on active display area. The defect of polarizer bubble/ bubble line shall be ignored if the polarizer bubble/bubble line appears on the outside of the active display area.

#### 6.6.3. Glass crack


The criterion for glass crack is established as it doesn't cause any functional and reliability failure and other glass crack without this concern shall be accepted. (refer to picture)

6.6.3.1 Can't damage alignment mark of IC and FPC

6.6.3.2. Function test can be work as normally.

6.6.3.3. Both the circuit of Vcom can't open,  
(Both the route shall be ok from FPC pad to display area)

6.6.3.4. The outline of Vcom signal might be different with our other modules.



6.6.4. All the defects shall be determined only after polarizer attached and COG process.



### **6.7. Inspection judgement:**

- 6.7.1. The judgement of the shipped lot (acceptance or rejection) should follow the sampling plan of MIL-STD-105E, single sampling, normal inspection, level II.
- 6.7.2. If the number of defects is equal to or less than the applicable acceptance level, the lot shall be accepted.
- 6.7.3. If the number of defects is more than the applicable acceptance level, the lot shall be rejected and the buyer should inform the seller of the result of incoming inspection in writing.

### **6.8 Precaution:**

#### **Please pay attention to the following items when you use the LCD panel.**

- 6.8.1 Do not twist or bend the panel and prevent the unsuitable external force for panel during assembly.
- 6.8.2 Adopt measures for good heat radiation. Be sure to use the panel within the specified temperature.
- 6.8.3 Avoid dust or oil mist during assembly.
- 6.8.4 Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the panel.
- 6.8.5 Less EMI: it will be more safety and less noise.
- 6.8.6 Please operate panel in suitable temperature. The response time & brightness will drift by different temperature.
- 6.8.7 Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 6.8.8 Be sure to turn off the power when connecting or disconnecting the circuit.
- 6.8.9 Display surface never likes dirt or stains.
- 6.8.10 A dewdrop may lead to destruction. Please wipe off any moisture before using panel.
- 6.8.11 Sudden temperature changes cause condensation.
- 6.8.12 High temperature and humidity may degrade performance. Please do not expose the panel to the direct sunlight and so on.
- 6.8.13 Acetic acid or chlorine compounds are not friends with TFT display panel.
- 6.8.14 Static electricity will damage the panel; please do not touch the panel without any grounded device.
- 6.8.15 No strong vibration or shock. It would lead glass broken.
- 6.8.16 Storage the panel in suitable environment with regular packing.
- 6.8.17 Be careful of injury from a broken display panel.
- 6.8.18 Please avoid the pressure adding to the surface (front or rear side) of panel, because it will cause the display non-uniformity or other function issue.



## 7. Quality Units For P-Grade

### 7.1. Scope:

The incoming inspection standards shall be applied to TFT-LCD CELL (hereinafter called "CELL") that supplied by JINGHUA DISPLAYS LTD, except of those with special requirements from customer.

### 7.2. Incoming inspection:

The buyer (customer) shall inspect the modules within twenty calendar days of the delivery date (the "inspection period") at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. If the results of the inspection from buyer does not send to the seller within twenty calendar days of the delivery date. The modules shall be regards as acceptance.

The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period, such samples of modules within such lot show an unacceptable number of defects in accordance with this incoming inspection standards, provided however that the buyer must notify the seller in writing of any such rejection promptly, and not later than within three business days of the end of the inspection period. Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the modules shall be lapsed and the modules shall be deemed to have been accepted by the buyer.

### 7.3. Inspection sampling plan:

Unless otherwise agreed in writing, the sampling plan of incoming inspection shall be based on MIL-STD-105E.

7.3.1.Lot size: Quantity per shipment lot per model.

7.3.2.Sampling type: Normal inspection, single sampling.

7.3.3.Sampling level: Level II.

7.3.4.Acceptable quality level (AQL):

7.3.4.1.Major defect: AQL=0.65%.

7.3.4.2.Minor defect: AQL=1.0%

### 7.4. Inspection instruments:

7.4.1.A single 20W fluorescent lamp.

7.4.2.Luminance colorimeter: Topcon BM-7 or equivalent model.

### 7.5. Inspection environment conditions:

7.5.1.Room temperature:  $25 \pm 5$  .

7.5.2. Humidity:  $55 \pm 10$  % RH.

7.5.3.Lighting: Fluorescent light(Day-Light Type) display surface illumination to be 800~1200 Lux for cosmetic inspection. 100~400 Lux for function inspection.

7.5.4.The-viewing line should be perpendicular to the surface of the module.



7.5.5. Inspection distance:  $30 \pm 5$  cm.

**7.6. Classification of defects:**

Defects are classified as major defects and minor defects according to the degree of defectiveness defined herein.

7.6.1. Major defects:

A major defect is a defect that is likely to result in failure, or to reduce the usability of the product for its intended purpose.

7.6.1.1. Abnormal operation: panel cannot display normally.

7.6.1.2. Line defect.

7.6.1.3. Extensive Glass Crack (Refer to 6-4).

7.6.1.4. LC bubble & LC leakage.

7.6.2. Minor defects:

A minor defect is a defect that is not likely to reduce the usability of the product for its intended purpose.

7.6.2.1. Dot defect:

A. Inspection pattern: Full white, full black, full gray, horizontal white-black flicker, vertical white-black flicker

B. Criteria :(acceptable)

Item	Total
Black dot defect	N 2
Bright dot defect	N 1
Total	N 2

Item	Criteria/judgment	
Tiny bright dot	Invisible under ND 0.4	Ignore
	Invisible under ND 0.4	Not allowed

Note 1. This inspection cannot be evaluated before module assembly.

2. Dot defect is defined as the defective area of the dot area, which is larger than 50% of the dot area. The distance between dot defects should be more than 5mm apart. (Tiny bright dot can't adapt to this rule.)

3. Tiny bright dot: Meaning the bright dot is small than 50% of the dot area and it should be invisible under ND filter 39.85%. (ND-0.4).






7.6.3. Scratches and extraneous substances:

Dimensional unit: mm

Item		Dimension (unit: mm)	Criteria/Judgment
Scratch	Display area	$W \leq 0.03$	Ignore
		$L \leq 2.5, 0.03 < W \leq 0.05$	$N \leq 2$
		$L > 2.5$ or $W > 0.05$	None
Extraneous Substances/ Foreign material (Inside the Cell)	Black/ White spots (The distance between dot defects should be more 5mm apart)	$D \leq 0.15$	Ignore
		$0.15 < D \leq 0.2$	$N \leq 2$
		$D > 0.2$	Not allowed
	Black/ White lines L: Length W: Width	$W \leq 0.03$	Ignore
$L \leq 2.5$ $0.03 < W \leq 0.05$		$N \leq 2$	
$L > 2.5$ or $W > 0.05$		None	
Dirty / surface stain	display area/ bonding area	No-define	If the defect could be wiped by alcohol is acceptable.

Note 1. The definition of D is defined as follows:

Average diameter  $D = (X+Y)/2$ , where





7.6.4 Glass Broken and Chipping

Item		Dimension (unit: mm)	Criteria/ Judgment
Glass Crack	Extensive Crack		Not allowed
Glass Broken	Cornor Broken (I)		
		$A \leq 2.0, B \leq 2.0, C \leq T$	Ignore
	$A > 2.0 \text{ or } B > 2.0$	Not allowed	
Glass Broken	Cornor Broken (II)		
		Note: To be applied to both CF and TFT Glass $A \leq 1.5, B \leq 1.5, C \leq T$	Ignore
		$A > 1.5 \text{ or } B > 1.5$	Not allowed



(Continued)	Corner Broken (III)		$A \leq 1.5, B \leq 1.5, C \leq T$	Ignore	
		$A > 1.5$ or $B > 1.5$	Not allowed		
			$A \leq 0.8, B \leq 5, C \leq T$	Ignore	
	Side Broken	Side Broken		$A \leq 0.5, B \leq 5, C \leq T$	Ignore
			$A > 0.5$ or $B > 5$	Not allowed	
			<p>Note: To be applied to both CF and TFT glass.</p>		

Note: 1. Extensive crack is not allowed.  
2. "T" stands for "Thickness" of the TFT, CF glass.



### **7.7 Precaution:**

#### **Please pay attention to the following items when you use the LCD panel.**

- 7.7.1 Do not twist or bend the panel and prevent the unsuitable external force for panel during assembly.
- 7.7.2 Adopt measures for good heat radiation. Be sure to use the panel within the specified temperature.
- 7.7.3 Avoid dust or oil mist during assembly.
- 7.7.4 Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the panel.
- 7.7.5 Less EMI: it will be more safety and less noise.
- 7.7.6 Please operate panel in suitable temperature. The response time & brightness will drift by different temperature.
- 7.7.7 Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 7.7.8 Be sure to turn off the power when connecting or disconnecting the circuit.
- 7.7.9 Display surface never likes dirt or stains.
- 7.7.10 A dew drop may lead to destruction. Please wipe off any moisture before using panel.
- 7.7.11 Sudden temperature changes cause condensation.
- 7.7.12 High temperature and humidity may degrade performance. Please do not expose the panel to the direct sunlight and so on.
- 7.7.13 Acetic acid or chlorine compounds are not friends with TFT display panel.
- 7.7.14 Static electricity will damage the panel, please do not touch the panel without any grounded device.
- 7.7.15 No strong vibration or shock. It would lead glass broken.
- 7.7.16 Storage the panel in suitable environment with regular packing.
- 7.7.17 be careful of injury from a broken display panel.
- 7.7.18 Please avoid the pressure adding to the surface (front or rear side) of panel, because it will cause the display non-uniformity or other function issue.

“Shenzhen Jinghua Displays CO., LTD. reserves the right to change this specification”

- END -