



1 Megabit (128K x 8) Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

Data Sheet

FEATURES:

- Single Voltage Read and Write Operations
 - 5.0V-only for the SST29EE010A
 - 3.0-3.6V for the SST29LE010A
 - 2.7-3.6V for the SST29VE010A
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption
 - Active Current: 20 mA (typical) for 5V and 10 mA (typical) for 3.0/2.7V
 - Standby Current: 10 µA (typical)
- Fast Page Write Operation
 - 128 Bytes per Page, 1024 Pages
 - Page Write Cycle: 5 ms (typical)
 - Complete Memory Rewrite: 5 sec (typical)
 - Effective Byte Write Cycle Time: 39 µs (typical)

- Fast Read Access Time
 - 5.0V-only operation: 90 and 120 ns
 - 3.0-3.6V operation: 150 and 200 ns
 - 2.7-3.6V operation: 200 and 250 ns
- Latched Address and Data
- Automatic Write Timing
 - Internal V_{PP} Generation
- End of Write Detection
 - Toggle Bit
 - Data# Polling
- Hardware and Software Data Protection
- TTL I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
- Packages Available
 - 32 Pin PDIP
 - 32-Pin PLCC
 - 32-Pin TSOP (8mm x 20mm & 8mm x 14mm)

PRODUCT DESCRIPTION

The SST29EE010A/29LE010A/29VE010A are 128K x 8 CMOS Page Write EEPROMs manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST29EE010A/29LE010A/29VE010A write with a single power supply. Internal Erase/Program is transparent to the user. The SST29EE010A/29LE010A/29VE010A conform to JEDEC standard pinouts for byte-wide memories.

Featuring high performance page write, the SST29EE010A/29LE010A/29VE010A provide a typical byte-write time of 39 µsec. The entire memory, i.e., 128 KBytes, can be written page-by-page in as little as 5 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of a write cycle. To protect against inadvertent write, the SST29EE010A/29LE010A/29VE010A have on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST29EE010A/29LE010A/29VE010A are offered with a guaranteed page write endurance of 10^4 cycles. Data retention is rated at greater than 100 years.

The SST29EE010A/29LE010A/29VE010A are suited for applications that require convenient and economical

updating of program, configuration, or data memory. For all system applications, the SST29EE010A/29LE010A/29VE010A significantly improve performance and reliability, while lowering power consumption. The SST29EE010A/29LE010A/29VE010A improve flexibility while lowering the cost for program, data, and configuration storage applications.

To meet high density, surface mount requirements, the SST29EE010A/29LE010A/29VE010A are offered in 32-pin TSOP and 32-lead PLCC packages. A 600-mil, 32-pin PDIP package is also available. See Figures 1 and 2 for pinouts.

Device Operation

The SST page mode EEPROM offers in-circuit electrical write capability. The SST29EE010A/29LE010A/29VE010A does not require separate Erase and Program operations. The internally timed write cycle executes both erase and program transparently to the user. The SST29EE010A/29LE010A/29VE010A have industry standard Software Data Protection. The SST29EE010A/29LE010A/29VE010A are compatible with industry standard EEPROM pinouts and functionality.

Read

The Read operations of the SST29EE010A/29LE010A/29VE010A are controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs.



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the read cycle timing diagram for further details (Figure 3).

Write

The Page Write to the SST29EE010A/29LE010A/29VE010A uses the JEDEC Standard Software Data Protection (SDP) three-byte command sequence.

The Write operation consists of three steps. Step 1 is the three-byte load sequence for Software Data Protection. Step 2 is the byte-load cycle to a page buffer of the SST29EE010A/29LE010A/29VE010A. Steps 1 and 2 use the same timing for both operations. Step 3 is an internally controlled write cycle for writing the data loaded in the page buffer into the memory array for nonvolatile storage. During both the SDP three-byte load sequence and the byte-load cycle, the addresses are latched by the falling edge of either CE# or WE#, whichever occurs last. The data is latched by the rising edge of either CE# or WE#, whichever occurs first. The internal write cycle is initiated by the TBLCO timer after the rising edge of WE# or CE#, whichever occurs first. The write cycle, once initiated, will continue to completion, typically within 5 ms. See Figures 4 and 5 for WE# and CE# controlled page write cycle timing diagrams and Figures 13 and 15 for flowcharts.

The Write operation has three functional cycles: the Software Data Protection load sequence, the page load cycle, and the internal write cycle. The Software Data Protection consists of a specific three-byte load sequence that allows writing to the selected page and will leave the SST29EE010A/29LE010A/29VE010A protected at the end of the Page Write. The page load cycle consists of loading 1 to 128 bytes of data into the page buffer. The internal write cycle consists of the TBLCO time-out and the write timer operation. During the Write operation, the only valid reads are Data# Polling and Toggle Bit.

The Page Write operation allows the loading of up to 128 bytes of data into the page buffer of the SST29EE010A/29LE010A/29VE010A before the initiation of the internal write cycle. During the internal write cycle, all the data in the page buffer is written simultaneously into the memory

array. Hence, the page write feature of SST29EE010A/29LE010A/29VE010A allow the entire memory to be written in as little as 5 seconds. During the internal write cycle, the host is free to perform additional tasks, such as to fetch data from other locations in the system to set up the write to the next page. In each Page Write operation, all the bytes that are loaded into the page buffer must have the same page address, i.e. A₇ through A₁₆. Any byte not loaded with user data will be written to FF.

See Figures 4 and 5 for the page write cycle timing diagrams. If after the completion of the three-byte SDP load sequence the host loads a byte into the page buffer within a byte-load cycle time (T_{BLC}) of 100 µs, the SST29EE010A/29LE010A/29VE010A will stay in the page load cycle. Additional bytes are then loaded consecutively. The page load cycle will be terminated if no additional byte is loaded into the page buffer within 200 µs (T_{BLCO}) from the last byte-load cycle, i.e., no subsequent WE# or CE# high-to-low transition after the last rising edge of WE# or CE#. Data in the page buffer can be changed by a subsequent byte-load cycle. The page load period can continue indefinitely, as long as the host continues to load the device within the byte-load cycle time of 100 µs. The page to be loaded is determined by the page address of the last byte loaded.

Software Chip Erase

The SST29EE010A/29LE010A/29VE010A provide a Chip Erase operation, which allows the user to simultaneously clear the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Software Chip Erase operation is initiated by using a specific six-byte load sequence. After the load sequence, the device enters into an internally timed cycle similar to the write cycle. During the Erase operation, the only valid read is Toggle Bit. See Table 4 for the load sequence, Figure 8 for timing diagram, and Figure 17 for the flowchart.



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

Write Operation Status Detection

The SST29EE010A/29LE010A/29VE010A provide two software means to detect the completion of a write cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The end of write detection mode is enabled after the rising WE# or CE# whichever occurs first, which initiates the internal write cycle.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

Data# Polling (DQ₇)

When the SST29EE010A/29LE010A/29VE010A are in the internal write cycle, any attempt to read DQ₇ of the last byte loaded during the byte-load cycle will receive the complement of the true data. Once the write cycle is completed, DQ₇ will show true data. The device is then ready for the next operation. See Figure 6 for Data# Polling timing diagram and Figure 14 for a flowchart.

Toggle Bit (DQ₆)

During the internal write cycle, any consecutive attempts to read DQ₆ will produce alternating 0's and 1's, i.e. toggling between 0 and 1. When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 7 for Toggle Bit timing diagram and Figure 14 for a flowchart. The initial read of the Toggle Bit will typically be a "1".

Data Protection

The SST29EE010A/29LE010A/29VE010A provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

Vcc Power Up/Down Detection: The write operation is inhibited when Vcc is less than 2.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST29EE010A/29LE010A/29VE010A provide the JEDEC approved software data protection scheme for all data alteration operations, i.e., Write and Chip Erase. With this scheme, any Write operation requires the inclusion of a series of three byte-load operations to precede the data loading operation. The three byte-load sequence is used to initiate the write cycle, providing optimal protection from inadvertent write operations, e.g., during the system power-up or power-down.



1 Megabit Page Mode EEPROM SST29EE010A / SST29LE010A / SST29VE010A

Product Identification

The product identification mode identifies the device as the SST29EE010A/29LE010A/29VE010A and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for the SST29EE010A/29LE010A/29VE010A. Users may wish to use the software product identification operation to identify the part (i.e. using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 9 for the software ID entry and read timing diagram and Figure 16 for the ID entry command sequence flowchart. The manufacturer and device codes are the same for both operations.

Product Identification Mode Exit


In order to return to the standard read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Software ID Exit (reset) operation, which returns the device to the read operation. The Reset operation may also be used to reset the device to the read mode after an inadvertent transient condition that apparently causes the device to behave abnormally, e.g. not read correctly. See Table 4 for software command codes, Figure 10 for timing waveform and Figure 16 for a flowchart.

TABLE 1: PRODUCT IDENTIFICATION TABLE

	Byte	Data
Manufacturer's Code	0000 H	BF H
SST29EE010A Device Code	0001 H	22 H
SST29LE010A Device Code	0001 H	23 H
SST29VE010A Device Code	0001 H	23 H

303 PGM T1.1

FUNCTIONAL BLOCK DIAGRAM OF SST 29EE010A/29LE010A/29VE010A



303 ILL B1.0



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A




FIGURE 1: PIN ASSIGNMENTS FOR 32-PIN TSOP PACKAGES




FIGURE 2: PIN ASSIGNMENTS FOR 32-PIN PLASTIC DIPs AND 32-LEAD PLCCs

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A16-A7	Row Address Inputs	To provide memory addresses. Row addresses define a page for a write cycle.
A6-A0	Column Address Inputs	Column Addresses are toggled to load page data.
DQ ₇ -DQ ₀	Data Input/output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the write operations
V _{CC}	Power Supply	To provide 5-volt supply ($\pm 10\%$) for the SST29EE010A, 3-volt supply (3.0-3.6V) for the SST29LE010A and 2.7-volt supply (2.7-3.6V) for the SST29VE010A
V _{SS}	Ground	
NC	No Connection	Unconnected pins.



1 Megabit Page Mode EEPROM SST29EE010A / SST29LE010A / SST29VE010A

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	A _{IN}
Page Write	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN} , See Table 4
Standby	V _{IH}	X	X	High Z	X
Write Inhibit	X	V _{IL}	X	High Z/ D _{OUT}	X
Write Inhibit	X	X	V _{IH}	High Z/ D _{OUT}	X
Software Chip Erase	V _{IL}	V _{IH}	V _{IL}	D _{IN}	A _{IN} , See Table 4
Product Identification					
Hardware Mode	V _{IL}	V _{IL}	V _{IH}	Manufacturer Code (BF) Device Code (see notes)	A ₁₆ - A ₁ = V _{IL} , A ₉ = V _H , A ₀ = V _{IL} A ₁₆ - A ₁ = V _{IL} , A ₉ = V _H , A ₀ = V _{IH}
Software Mode	V _{IL}	V _{IH}	V _{IL}		See Table 4
SDP Enable Mode	V _{IL}	V _{IH}	V _{IL}		See Table 4

303 PGM T3.0

TABLE 4: SOFTWARE COMMAND CODES

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ⁽¹⁾	Data										
Page Write	5555H	AAH	2AAAH	55H	5555H	A0H	Addr ⁽²⁾	Data				
Software Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						
Alternate Software ID Entry ⁽³⁾	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	60H

303 PGM T4.0

Notes: (1) Address format A₁₄-A₀ (Hex), Addresses A₁₅ and A₁₆ are a “Don’t Care”.

(2) Page Write consists of loading up to 128 bytes (A₆ - A₀).

(3) Alternate six-byte software Product-ID Command Code

(4) The software Chip Erase function is not supported by the industrial temperature part.

Please contact SST, if you require this function for an industrial temperature part.

Notes for Software Product ID Command Code:

1. With A₁₄ - A₁ = 0; SST Manufacturer Code = BFH, is read with A₀ = 0,

SST29EE010A Device Code = 22H, is read with A₀ = 1.

SST29LE010A/29VE010A Device Code = 23H, is read with A₀ = 1.

2. The device does not remain in Software Product ID Mode if powered down.

3. This device supports both the JEDEC standard three-byte command code sequence and SST’s original six-byte command code sequence. For new designs, SST recommends the three-byte command code sequence be used.



1 Megabit Page Mode EEPROM SST29EE010A / SST29LE010A / SST29VE010A

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V _{cc} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{cc} + 1.0V
Voltage on A ₉ Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ⁽¹⁾	100 mA

Note: ⁽¹⁾ Outputs shorted for no more than one second. No more than one output shorted at a time.

SST29EE010A OPERATING RANGE

Range	Ambient Temp	V _{cc}
Commercial	0°C to +70°C	5V±10%
Industrial	-40°C to +85°C	5V±10%

AC CONDITIONS OF TEST

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C _L = 100 pF
See Figures 12 and 13	

SST29LE010A OPERATING RANGE

Range	Ambient Temp	V _{cc}
Commercial	0°C to +70°C	3.0V to 3.6V
Industrial	-40°C to +85°C	3.0V to 3.6V

SST29VE010A OPERATING RANGE

Range	Ambient Temp	V _{cc}
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	2.7V to 3.6V



1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A

TABLE 5: SST29EE010A DC OPERATING CHARACTERISTICS $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{CC}	Power Supply Current Read		30	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open, Address input = V _{IL} /V _{IH} , at f=1/T _{RC} Min., $V_{CC}=V_{CC}$ Max
	Write		50	mA	CE#=WE#=V _{IL} , OE#=V _{IH} , $V_{CC}=V_{CC}$ Max.
I_{SB1}	Standby V_{CC} Current (TTL input)		3	mA	CE#=OE#=WE#=V _{IH} , $V_{CC}=V_{CC}$ Max.
I_{SB2}	Standby V_{CC} Current (CMOS input)		50	μA	CE#=OE#=WE#=V _{CC} -0.3V. $V_{CC}=V_{CC}$ Max.
I_{LI}	Input Leakage Current		1	μA	$V_{IN}=GND$ to V_{CC} , $V_{CC}=V_{CC}$ Max.
I_{LO}	Output Leakage Current		10	μA	$V_{OUT}=GND$ to V_{CC} , $V_{CC}=V_{CC}$ Max.
V_{IL}	Input Low Voltage	2.0	0.8	V	$V_{CC}=V_{CC}$ Min.
V_{IH}	Input High Voltage			V	$V_{CC}=V_{CC}$ Max.
V_{OL}	Output Low Voltage	2.4	0.4	V	$I_{OL}=2.1$ mA, $V_{CC}=V_{CC}$ Min.
V_{OH}	Output High Voltage			V	$I_{OH}=-400\mu A$, $V_{CC}=V_{CC}$ Min.
V_H	Supervoltage for A ₉	11.6	12.4	V	CE# = OE# = V _{IL} , WE# = V _{IH}
I_H	Supervoltage Current for A ₉		100	μA	CE# = OE# = V _{IL} , WE# = V _{IH} , A ₉ = V _H Max.

303 PGM T5.1

**TABLE 6: SST29LE010A/29VE010A DC OPERATING CHARACTERISTICS $V_{CC} = 3.0-3.6$ FOR SST29LE010A,
 $V_{CC} = 2.7-3.6$ FOR SST29VE010A**

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{CC}	Power Supply Current Read		12	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open, Address input = V _{IL} /V _{IH} , at f=1/T _{RC} Min., $V_{CC}=V_{CC}$ Max
	Write		15	mA	CE#=WE#=V _{IL} , OE#=V _{IH} , $V_{CC}=V_{CC}$ Max.
I_{SB1}	Standby V_{CC} Current (TTL input)		1	mA	CE#=OE#=WE#=V _{IH} , $V_{CC}=V_{CC}$ Max.
I_{SB2}	Standby V_{CC} Current (CMOS input)		15	μA	CE#=OE#=WE#=V _{CC} -0.3V. $V_{CC}=V_{CC}$ Max.
I_{LI}	Input Leakage Current		1	μA	$V_{IN}=GND$ to V_{CC} , $V_{CC}=V_{CC}$ Max.
I_{LO}	Output Leakage Current		10	μA	$V_{OUT}=GND$ to V_{CC} , $V_{CC}=V_{CC}$ Max.
V_{IL}	Input Low Voltage	2.0	0.8	V	$V_{CC}=V_{CC}$ Min.
V_{IH}	Input High Voltage			V	$V_{CC}=V_{CC}$ Max.
V_{OL}	Output Low Voltage	2.4	0.4	V	$I_{OL}=100\mu A$, $V_{CC}=V_{CC}$ Min.
V_{OH}	Output High Voltage			V	$I_{OH}=-100\mu A$, $V_{CC}=V_{CC}$ Min.
V_H	Supervoltage for A ₉	11.6	12.4	V	CE# = OE# = V _{IL} , WE# = V _{IH}
I_H	Supervoltage Current for A ₉		100	μA	CE# = OE# = V _{IL} , WE# = V _{IH} , A ₉ = V _H Max.

303 PGM T6.1



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

TABLE 7: POWER-UP TIMINGS

Symbol	Parameter	Maximum	Units
T _{PU-READ} ⁽¹⁾	Power-up to Read Operation	100	μs
T _{PU-WRITE} ⁽¹⁾	Power-up to Write Operation	5	ms

303 PGM T7.0

TABLE 8: CAPACITANCE (T_a = 25 °C, f=1 MHz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	V _{I/O} = 0V	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF

303 PGM T8.0

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END}	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
V _{ZAP_HBM} ⁽¹⁾	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I _{LTH} ⁽¹⁾	Latch Up	100	mA	JEDEC Standard 78

303 PGM T9.2

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A

AC CHARACTERISTICS

TABLE 10: SST29EE010A READ CYCLE TIMING PARAMETERS

Symbol	Parameter	SST29EE010A-90		SST29EE010A-120		Units
		Min	Max	Min	Max	
T_{RC}	Read Cycle time	90		120		ns
T_{CE}	Chip Enable Access Time		90		120	ns
T_{AA}	Address Access Time		90		120	ns
T_{OE}	Output Enable Access Time		40		50	ns
$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		0		ns
$T_{CHZ}^{(1)}$	CE# High to High-Z Output		30		30	ns
$T_{OHZ}^{(1)}$	OE# High to High-Z Output		30		30	ns
$T_{OH}^{(1)}$	Output Hold from Address Change	0		0		ns

303 PGM T10.0

TABLE 11: SST29LE010A READ CYCLE TIMING PARAMETERS

Symbol	Parameter	SST29LE010A-150		SST29LE010A-200		Units
		Min	Max	Min	Max	
T_{RC}	Read Cycle time	150		200		ns
T_{CE}	Chip Enable Access Time		150		200	ns
T_{AA}	Address Access Time		150		200	ns
T_{OE}	Output Enable Access Time		60		100	ns
$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		0		ns
$T_{CHZ}^{(1)}$	CE# High to High-Z Output		30		50	ns
$T_{OHZ}^{(1)}$	OE# High to High-Z Output		30		50	ns
$T_{OH}^{(1)}$	Output Hold from Address Change	0		0		ns

303 PGM T11.0

TABLE 12: SST29VE010A READ CYCLE TIMING PARAMETERS

Symbol	Parameter	SST29VE010A-200		SST29VE010A-250		Units
		Min	Max	Min	Max	
T_{RC}	Read Cycle time	200		250		ns
T_{CE}	Chip Enable Access Time		200		250	ns
T_{AA}	Address Access Time		200		250	ns
T_{OE}	Output Enable Access Time		100		120	ns
$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		0		ns
$T_{CHZ}^{(1)}$	CE# High to High-Z Output		50		50	ns
$T_{OHZ}^{(1)}$	OE# High to High-Z Output		50		50	ns
$T_{OH}^{(1)}$	Output Hold from Address Change	0		0		ns

303 PGM T12.0



1 Megabit Page Mode EEPROM


SST29EE010A / SST29LE010A / SST29VE010A

TABLE 13: PAGE WRITE CYCLE TIMING PARAMETERS

Symbol	Parameter	SST29EE010A		SST29LE/VE010A		Units
		Min	Max	Min	Max	
T _{WC}	Write Cycle (Erase and Program)		10		10	ms
T _{AS}	Address Setup Time	0		0		ns
T _{AH}	Address Hold Time	50		70		ns
T _{CS}	WE# and CE# Setup Time	0		0		ns
T _{CH}	WE# and CE# Hold Time	0		0		ns
T _{OES}	OE# High Setup Time	0		0		ns
T _{OEH}	OE# High Hold Time	0		0		ns
T _{CP}	CE# Pulse Width	70		120		ns
T _{WP}	WE# Pulse Width	70		120		ns
T _{DS}	Data Setup Time	35		50		ns
T _{DH}	Data Hold Time	0		0		ns
T _{BLC} ⁽¹⁾	Byte Load Cycle Time	0.05	100	0.05	100	μs
T _{BLCO} ⁽¹⁾	Byte Load Cycle Time	200		200		μs
T _{IDA}	Software ID Access and Exit Time		10		10	μs
T _{SCE}	Software Chip Erase		20		20	ms


303 PGM T13.1

Note: ⁽¹⁾This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.



303 ILL F03.0

FIGURE 3: READ CYCLE TIMING DIAGRAM




303 ILL F04.0

FIGURE 4: WE# CONTROLLED PAGE WRITE CYCLE TIMING DIAGRAM


1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A



303 ILL F05.0

FIGURE 5: CE# CONTROLLED PAGE WRITE CYCLE TIMING DIAGRAM



303 ILL F06.0

FIGURE 6: DATA# POLLING TIMING DIAGRAM




FIGURE 7: TOGGLE BIT TIMING DIAGRAM





FIGURE 8: SOFTWARE CHIP ERASE TIMING DIAGRAM

303 ILL F09.0


1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A



303 ILL F10.1

FIGURE 9: SOFTWARE ID ENTRY AND READ




303 ILL F11.0

FIGURE 10: SOFTWARE ID EXIT AND RESET



1 Megabit Page Mode EEPROM SST29EE010A / SST29LE010A / SST29VE010A




303 ILL F12.1

AC test inputs are driven at V_{IHT} (2.4 V) for a logic “1” and V_{ILT} (0.4 V) for a logic “0”. Measurement reference points for inputs and outputs are V_{HT} (2.0 V) and V_{LT} (0.8 V). Inputs rise and fall times ($10\% \leftrightarrow 90\%$) are <10 ns.

Note:
 V_{HT} — V_{HIGH} Test
 V_{LT} — V_{LOW} Test
 V_{IHT} — $V_{INPUT HIGH}$ Test
 V_{ILT} — $V_{INPUT LOW}$ Test

FIGURE 11: AC INPUT/OUTPUT REFERENCE WAVEFORMS

TEST LOAD EXAMPLE



303 ILL F13.0

FIGURE 12: A TEST LOAD EXAMPLE

1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A




FIGURE 13: WRITE ALGORITHM




FIGURE 14: WAIT OPTIONS

1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A





FIGURE 15: PAGE WRITE FLOWCHART



1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A




303 ILL F17.0

FIGURE 16: SOFTWARE PRODUCT COMMAND FLOWCHARTS

1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A

**Software Chip Erase
Command Sequence**



303 ILL F18.0


FIGURE 17: SOFTWARE CHIP ERASE COMMAND CODES



1 Megabit Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A

PRODUCT ORDERING INFORMATION

Device Speed Suffix1 Suffix2



Package Modifier

H = 32 leads
Numeric = Die modifier

Package Type

P = PDIP
N = PLCC
E = TSOP (die up) 8mm x 20mm
W = TSOP (die up) 8mm x 14mm
U = Unencapsulated die

Operating Temperature

C = Commercial = 0° to 70°C
I = Industrial = -40° to 85°C

Minimum Endurance

4 = 10,000 cycles

Read Access Speed

250 = 250 ns
200 = 200 ns
150 = 150 ns
120 = 120 ns
90 = 90 ns

Version Code

Voltage

E = 5.0V-only
L = 3.0 - 3.6V
V = 2.7 - 3.6V



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

SST29EE010A Valid combinations

SST29EE010A- 90-4C- EH	SST29EE010A- 90-4C- NH	SST29EE010A- 90-4C- PH
SST29EE010A-120-4C- EH	SST29EE010A-120-4C- NH	SST29EE010A-120-4C- PH

SST29EE010A- 90-4C- WH
SST29EE010A-120-4C- WH

SST29EE010A- 90-4I-EH	SST29EE010A- 90-4I-NH
SST29EE010A-120-4I-EH	SST29EE010A-120-4I-NH

SST29EE010A-120-4C-U2

SST29LE010A Valid combinations

SST29LE010A-150-4C- EH	SST29LE010A-150-4C- NH	SST29LE010A-150-4C- WH
SST29LE010A-200-4C- EH	SST29LE010A-200-4C- NH	SST29LE010A-200-4C- WH

SST29LE010A-150-4I-EH SST29LE010A-150-4I-NH

SST29LE010A-200-4C-U2

SST29VE010A Valid combinations

SST29VE010A-200-4C- EH	SST29VE010A-200-4C- NH	SST29VE010A-200-4C-WH
SST29VE010A-250-4C- EH	SST29VE010A-250-4C- NH	SST29VE010A-250-4C-WH

SST29VE010A-200-4I-EH SST29VE010A-200-4I-NH

SST29VE010A-250-4C-U2

Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.


Note: The software chip erase function is not supported by the industrial temperature part.
Please contact SST, if you require this function for an industrial temperature part.



1 Megabit Page Mode EEPROM


SST29EE010A / SST29LE010A / SST29VE010A

PACKAGING DIAGRAMS



32-LEAD PLASTIC DUAL-IN-LINE PACKAGE (PDIP)

SST PACKAGE CODE: PH




32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC)

SST PACKAGE CODE: NH



1 Megabit Page Mode EEPROM SST29EE010A / SST29LE010A / SST29VE010A




Note:

1. Complies with JEDEC publication 95 MO-142 BA dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in metric (min/max).
3. Coplanarity: 0.1 ($\pm .05$) mm.

32.TSOP-WH-ILL.2

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP)

SST PACKAGE CODE: WH



Note:

1. Complies with JEDEC publication 95 MO-142 BD dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in metric (min/max).
3. Coplanarity: 0.1 ($\pm .05$) mm.

32.TSOP-EH-ILL.2

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP)

SST PACKAGE CODE: EH



1 Megabit Page Mode EEPROM

SST29EE010A / SST29LE010A / SST29VE010A

SST Area Offices

Customer Service	(408) 523-7754
Northwest USA, Rocky Mtns. & West Canada	(408) 523-7661
Central & Southwest USA	(727) 771-8819
East USA & East Canada	(978) 356-3845
North America - Distribution	(941) 505-8893
Asia Pacific	(408) 523-7762
East Asia	(81) 45-471-1851
Europe	(44) 1932-230555
Northern Europe	(45) 3833-5000

North American Sales Representatives

Alabama	M-Squared, Inc. - Huntsville	(205) 830-0498
Arizona	QuadRep, Inc.	(602) 839-2102
California		
	Costar - Northern	(408) 946-9339
	Falcon Sales & Technology - San Marcos	(760) 591-0504
	Westar Rep Company, Inc. - Calabasas	(818) 880-0594
	Westar Rep Company, Inc. - Irvine	(949) 453-7900
Colorado	Lange Sales, Inc.	(303) 795-3600
Florida		
	M-Squared, Inc. - Clearwater	(727) 669-2408
	M-Squared, Inc. - Coral Springs	(954) 753-5314
	M-Squared, Inc. - Longwood	(407) 682-6662
Georgia	M-Squared, Inc. - Atlanta	(770) 447-6124
Illinois		
	Oasis Sales Corporation - Northern	(847) 640-1850
	Rush & West Associates - Southern	(314) 965-3322
Indiana	Applied Data Management	(317) 257-8949
Iowa	Rush & West Associates	(319) 398-9679
Kansas	Rush & West Associates	(913) 764-2700
Maryland	Nexus Technology Sales	(301) 663-4159
Massachusetts	A/D Sales	(978) 851-5400
Michigan	Applied Data Management	(734) 741-9292
Minnesota	Cahill, Schmitz & Cahill	(612) 699-0200
Missouri	Rush & West Associates	(314) 965-3322
North Carolina		
	M-Squared, Inc. - Charlotte	(704) 522-1150
	M-Squared, Inc. - Raleigh	(919) 848-4300
New Jersey	Nexus Technology Sales	(201) 947-0151
New Mexico	QuadRep, Inc.	(505) 332-2417
New York		
	Nexus Technology Sales	(516) 843-0100
	Reagan/Compar - Endwell	(607) 754-2171
	Reagan/Compar - E. Rochester	(716) 218-4370
Ohio		
	Applied Data Management - Cincinnati	(513) 579-8108
	Applied Data Management - Cleveland	(440) 946-6812
Oregon	Thorson Pacific, Inc.	(503) 293-9001
Pennsylvania	Nexus Technology Sales	(215) 675-9600
Texas		
	Technical Marketing, Inc. - Carrollton	(972) 387-3601
	Technical Marketing, Inc. - Houston	(713) 783-4497
	Technical Marketing, Inc. - Austin	(512) 343-6976
Utah	Lange Sales, Inc.	(801) 487-0843
Washington	Thorson Pacific, Inc.	(425) 603-9393
Wisconsin	Oasis Sales Corporation	(414) 782-6660
Canada		
	Electronics Sales Professionals - Ottawa	(613) 828-6881
	Electronics Sales Professionals - Toronto	(905) 856-8448
	Electronics Sales Professionals - Montreal	(514) 388-6596
	Thorson Pacific, Inc. - B.C.	(604) 294-3999

International Sales Representatives & Distributors

Australia	ACD	(61) 3-762 7644
Belgium	Memec Benelux	(32) 1540-0080
China/Hong Kong		
	Atron Technology Co., Ltd. (HQ) Hong Kong	(852) 2727-3978
	Atron Technology Co., Ltd. - Shanghai	(86) 21-6482-8021
	Atron Technology Co., Ltd. - Shenzhen	(86) 755-376-2763
	Atron Technology Co., Ltd. - Chengdu	(86) 28-553-2896
	Atron Technology Co., Ltd. - Beijing	(86) 10-6261-0042
	Atron Technology Co., Ltd. - Wuhan	(86) 27-8788-7226
	Atron Technology Co., Ltd. - Xian	(86) 29-831-4585
	MetaTech Limited (HQ) - Hong Kong	(852) 2421-2379
	MetaTech Limited - Beijing	(86) 10-6858-2188
	MetaTech Limited - Shanghai	(86) 21-6485-7530
	MetaTech Limited - Chengdu	(86) 28-5577-415
	MetaTech Limited - Fuzhou	(86) 591-378-1033
	MetaTech Limited - Shenzhen	(86) 755-321-9726
	Serial System Ltd. - Hong Kong	(852) 2950-0820
	Serial System Ltd. - Chengdu	(86) 28-524-0208
	Serial System Ltd. - Shanghai	(86) 21-6473-2080
	Serial System Ltd. - Shenzhen	(86) 755-212-9076
Denmark	C-88 AS	(45) 7010-4888
France		
	A2M - Bron	(33) 4 72 37 0414
	A2M - Sevres	(33) 1 46 23 7900
Germany		
	Endrich Bauelemente	
	Vertriebs GMBH - Bramstedt	(49) 4192-897910
	Endrich Bauelemente	
	Vertriebs GMBH - Nagold	(49) 7452-60070
India		
	Team Technology - Bangalore	(91) 80-526-1102
	Team Technology - Hyderabad	(91) 40-231130
	Team Technology - New Delhi	(91) 11-220-5624
Ireland	Curragh Technology	(353) 61 316116
Israel	Spectec Electronics	(972) 3-6498404
Italy	Carlo Gavazzi Cefra SpA	(39) 2-424-1471
Japan		
	Asahi Electronics Co., Ltd. - Tokyo	(81) 3-3350-5418
	Asahi Electronics Co., Ltd. - Kitakyushu	(81) 93-511-6471
	Microtek, Inc. - Osaka	(81) 6-6263-5080
	Microtek, Inc. - Tokyo	(81) 3-5300-5515
	Ryoden Trading Co., Ltd. - Osaka	(81) 6-6399-3443
	Ryoden Trading Co., Ltd. - Tokyo	(81) 3-5396-6218
	Silicon Technology Co., Ltd.	(81) 3-3795-6461
Korea	Bigshine Korea Co., Ltd.	(82) 2-832-8881
Malaysia		
	MetaTech (M) SDN BHD	(60) 4-658-4276
	Serial System SDN BHD	(60) 4-657-0204
	Serial System - Kuala Lumpur	(60) 3-737-1243
Netherlands	Memec Benelux	(31) 40-265-9399
Singapore		
	MetaTech (S) Pte Ltd.	(65) 748-4844
	Serial System Ltd. (HQ)	(65) 280-0200
South Africa	KH Distributors	(27) 11 845-5011
Spain	Tekelec Espana S.A.	(34) 91 371-7768
Switzerland	Leading Technologies	(41) 27-721-7440/43
Taiwan, R.O.C.		
	GCH-Sun Systems Co., Ltd. (GSS)	(886) 2-2555-0880
	PCT Limited	(886) 2-2698-0098
	Tonsam Corporation	(886) 2-2651-0011
United Kingdom	Ambar Components, Ltd.	(44) 1296-397396

Revised 4-7-99