



# Low Capacitance, Triple/Quad SPDT ±15 V/+12 V iCMOS™ Switches

## ADG1233/ADG1234

### FEATURES

- 1.5 pF off capacitance
- 0.5 pC charge injection
- 33 V supply range
- 120 Ω on resistance
- Fully specified at ±15 V/+12 V
- 3 V logic-compatible inputs
- Rail-to-rail operation
- Break-before-make switching action
- 16-lead TSSOP, 20-lead TSSOP, and 4 mm × 4 mm LFCSP
- Typical power consumption (<0.03 μW)

### APPLICATIONS

- Audio and video routing
- Automatic test equipment
- Data acquisition systems
- Battery-powered systems
- Sample-and-hold systems
- Communication systems

### GENERAL DESCRIPTION


The ADG1233 and ADG1234 are monolithic *i*CMOS analog switches comprising three independently selectable single-pole, double throw SPDT switches and four independently selectable SPDT switches, respectively.

All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. An EN input on the ADG1233 and ADG1234 is used to enable or disable the device. When disabled, all channels are switched off.

The *i*CMOS (industrial-CMOS) modular manufacturing process combines a high voltage complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no other generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lowered power consumption, and reduced package size.

The ultralow capacitance and charge injection of these multiplexers make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required.


### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC 1 INPUT

0574-001

Figure 1.



SWITCHES SHOWN FOR A LOGIC 1 INPUT

0574-038

Figure 2.

Fast switching speed coupled with high signal bandwidth make the parts suitable for video signal switching. *i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

### PRODUCT HIGHLIGHTS

1. 1.5 pF off capacitance (±15 V supply).
2. 0.5 pC charge injection.
3. 3 V logic-compatible digital input,  $V_{IH} = 2.0$  V,  $V_{IL} = 0.8$  V.
4. 16-lead TSSOP, 20-lead TSSOP, and 4 mm × 4 mm LFCSP.

# ADG1233/ADG1234

## TABLE OF CONTENTS

Features .....	1	Absolute Maximum Ratings .....	7
Applications.....	1	ESD Caution.....	7
General Description .....	1	Pin Configurations and Function Descriptions .....	8
Functional Block Diagrams.....	1	Terminology .....	9
Product Highlights .....	1	Typical Performance Characteristics .....	10
Revision History .....	2	Test Circuits.....	13
Specifications.....	3	Outline Dimensions.....	15
Dual Supply .....	3	Ordering Guide .....	16
Single Supply .....	5		

## REVISION HISTORY

### 8/06—Rev. 0 to Rev. A

Updated Format.....	Universal
Changes to Table 1.....	3
Changes to Table 2.....	4
Changes to Figure 11.....	10
Changes to Figure 12.....	11

### 1/06—Revision 0: Initial Version

## SPECIFICATIONS

### DUAL SUPPLY

$V_{DD} = +15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ ,  $GND = 0 \text{ V}$ , unless otherwise noted.

Table 1.

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance ( $R_{ON}$ )	120	230	260	$\Omega$ typ	$V_S = \pm 10 \text{ V}$ , $I_S = -1 \text{ mA}$ ; see Figure 24
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	3.5			$\Omega$ max	$V_{DD} = +13.5 \text{ V}$ , $V_{SS} = -13.5 \text{ V}$
On Resistance Flatness ( $R_{FLAT(ON)}$ )	6	10	12	$\Omega$ typ	$V_S = \pm 10 \text{ V}$ , $I_S = -1 \text{ mA}$
	20	72	79	$\Omega$ max	$V_S = -5 \text{ V}$ , $0 \text{ V}$ , $+5 \text{ V}$ ; $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (Off)	$\pm 0.02$			nA typ	$V_{DD} = +16.5 \text{ V}$ , $V_{SS} = -16.5 \text{ V}$
	$\pm 0.1$	$\pm 0.6$	$\pm 1$	nA max	$V_D = \pm 10 \text{ V}$ , $V_S = -10 \text{ V}$ ; see Figure 25
Drain Off Leakage $I_D$ (Off)	$\pm 0.02$			nA typ	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 25
	$\pm 0.1$	$\pm 0.6$	$\pm 1$	nA max	
Channel On Leakage $I_D$ , $I_S$ (On)	$\pm 0.02$			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 26
	$\pm 0.2$	$\pm 0.6$	$\pm 1$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current $I_{INL}$ or $I_{INH}$	$\pm 0.005$		$\pm 0.1$	$\mu\text{A}$ typ	
				$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	3			pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{TRANSITION}$	110			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	130	150	170	ns max	$V_S = 10 \text{ V}$ ; see Figure 27
$t_{BBM}$	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
			10	ns min	$V_{S1} = V_{S2} = +10 \text{ V}$ ; see Figure 28
$t_{ON(\overline{EN})}$	120			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	140	170	195	ns max	$V_S = 10 \text{ V}$ ; see Figure 29
$t_{OFF(\overline{EN})}$	40			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	45	55	60	ns max	$V_S = 10 \text{ V}$ ; see Figure 29
Charge Injection	0.5			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 30
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 31
Channel-to-Channel Crosstalk	-85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 33
Total Harmonic Distortion, THD + N	0.14			% typ	$R_L = 10 \text{ k}\Omega$ , $5 \text{ V rms}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ ; see Figure 34
-3 dB Bandwidth	900			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 32
$C_S$ (Off)	1.5			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
	1.7			pF max	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
$C_D$ (Off)	1.6			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
	1.8			pF max	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
$C_D$ , $C_S$ (On)	3.5			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$
	4			pF max	$f = 1 \text{ MHz}$ ; $V_S = 0 \text{ V}$

## ADG1233/ADG1234

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
POWER REQUIREMENTS					
I <sub>DD</sub>	0.002		1.0	µA typ	V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V
				µA max	Digital inputs = 0 V or V <sub>DD</sub>
I <sub>DD</sub>	260		420	µA typ	Digital inputs = 5 V
				µA max	
I <sub>SS</sub>	0.002		1.0	µA typ	Digital inputs = 0 V or V <sub>DD</sub>
				µA max	
I <sub>SS</sub>	0.002		1.0	µA typ	Digital inputs = 5 V
				µA max	
V <sub>DD</sub> /V <sub>SS</sub>			±5/±16.5	V min/max	GND = 0 V

<sup>1</sup> Temperature range for the Y version: -40°C to +125°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

**SINGLE SUPPLY**

$V_{DD} = 12 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 2.**

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range		0 to $V_{DD}$		V	
On Resistance ( $R_{ON}$ )	300			$\Omega$ typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$ ; see Figure 24
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	475 5	567	625	$\Omega$ max $\Omega$ typ	$V_{DD} = 10.8 \text{ V}$ , $V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$
On Resistance Flatness ( $R_{FLAT(ON)}$ )	16 60	26	27	$\Omega$ max $\Omega$ typ	$V_S = 3 \text{ V}$ , 6 V, 9 V, $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (Off)	$\pm 0.02$			nA typ	$V_{DD} = 13.2 \text{ V}$ $V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 25
Drain Off Leakage $I_D$ (Off)	$\pm 0.1$ $\pm 0.02$	$\pm 0.6$	$\pm 1$	nA max nA typ	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 25
Channel On Leakage $I_D$ , $I_S$ (On)	$\pm 0.1$ $\pm 0.02$ $\pm 0.2$	$\pm 0.6$	$\pm 1$	nA max nA typ nA max	$V_S = V_D = 1 \text{ V}$ or 10 V, see Figure 26
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2.0		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current, $I_{INL}$ or $I_{INH}$	$\pm 0.001$		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	2			pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{TRANSITION}$	135			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
$t_{BBM}$	170	200	230	ns typ	$V_S = 8 \text{ V}$ ; see Figure 27
$t_{ON(\overline{EN})}$	45		10	ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
$t_{OFF(\overline{EN})}$	150 195	230	265	ns typ	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 28
Charge Injection	60 150	70	75	ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Off Isolation	-0.3			pC typ	$V_S = 8 \text{ V}$ ; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 31
-3 dB Bandwidth	600			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 32
$C_S$ (Off)	1.5			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$
$C_D$ (Off)	1.7			pF max	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$
$C_D$ , $C_S$ (On)	2			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$
	2.2			pF max	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$
	4			pF typ	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$
	4.5			pF max	$f = 1 \text{ MHz}$ ; $V_S = 6 \text{ V}$

## ADG1233/ADG1234

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
POWER REQUIREMENTS					
I <sub>DD</sub>	0.002		1.0	µA typ µA max	V <sub>DD</sub> = 13.2 V Digital inputs = 0 V or V <sub>DD</sub>
I <sub>DD</sub>	260		440	µA typ µA max	Digital inputs = 5 V
V <sub>DD</sub>			5/16.5	V min/max	V <sub>SS</sub> = 0 V, GND = 0 V

<sup>1</sup> Temperature range for the Y version: -40°C to +125°C

<sup>2</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

Parameter	Rating
$V_{DD}$ to $V_{SS}$	35 V
$V_{DD}$ to GND	-0.3 V to +25 V
$V_{SS}$ to GND	+0.3 V to -25 V
Analog, Digital Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Continuous Current, S or D	24 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Maximum)	100 mA
Operating Temperature Range	
Automotive Temperature Range (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
TSSOP, $\theta_{JA}$ , Thermal Impedance	112°C/W
LFCSP, $\theta_{JA}$ , Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb-Free	260°C

<sup>1</sup>Overvoltages at A,  $\overline{\text{EN}}$ , S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating is applied at any one time.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# ADG1233/ADG1234

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 16-Lead TSSOP Pin Configuration




Figure 5. 16-Lead, 4 mm × 4 mm LFCSP Pin Configuration,  
Exposed Pad Tied to Substrate,  $V_{SS}$




Figure 4. 20-Lead TSSOP Pin Configuration




Figure 6. 20-Lead, 4 mm × 4 mm LFCSP Pin Configuration  
Exposed Pad Tied to Substrate,  $V_{SS}$

Table 4. 16-Lead TSSOP/20-Lead TSSOP Pin Configurations

Pin No. ADG1233 16-Lead TSSOP	Pin No. ADG1234 20-Lead TSSOP	Mnemonic
1	16	$V_{DD}$
2	2	S1A
3	3	D1
4	4	S1B
5	7	S2B
6	8	D2
7	9	S2A
8	10	IN2
9	11	IN3
10	12	S3A
11	13	D3
12	14	S3B
13	5	$V_{SS}$
14	15	EN
15	1	IN1
16	6	GND
N/A	17	S4B
N/A	18	D4
N/A	19	S4A
N/A	20	IN4

Table 5. 16-Lead LFCSP/20-Lead LFCSP Pin Configurations

Pin No. ADG1233 16-Lead LFCSP	Pin No. ADG1234 20-Lead LFCSP	Mnemonic
1	1	D1
2	2	S1B
3	5	S2B
4	6	D2
5	7	S2A
6	8	IN2
7	9	IN3
8	10	S3A
9	11	D3
10	12	S3B
11	3	$V_{SS}$
12	18	EN
13	19	IN1
14	4	GND
15	13	$V_{DD}$
16	20	S1A
N/A	14	S4B
N/A	15	D4
N/A	16	S4A
N/A	17	IN4

Table 6. ADG1233/ADG1234 Truth Table

EN	INx	Switch xA	Switch xB
1	X	Off	Off
0	0	Off	On
0	1	On	Off

## TERMINOLOGY

**V<sub>DD</sub>**

Most positive supply potential.

**V<sub>SS</sub>**

Most negative power supply potential in dual supplies. In single-supply applications, it can be connected to ground.

**GND**

Ground (0 V) reference.

**R<sub>ON</sub>**

Ohmic resistance between D and S.

**ΔR<sub>ON</sub>**Difference between the R<sub>ON</sub> of any two channels.**I<sub>S</sub> (Off)**

Source leakage current when switch is off.

**I<sub>D</sub> (Off)**

Drain leakage current when switch is off.

**I<sub>D</sub>, I<sub>S</sub> (On)**

Channel leakage current when switch is on.

**V<sub>D</sub>, V<sub>S</sub>**

Analog voltage on Terminal D, Terminal S.

**C<sub>S</sub> (Off)**

Channel input capacitance for off condition.

**C<sub>D</sub> (Off)**

Channel output capacitance for off condition.

**C<sub>D</sub>, C<sub>S</sub> (On)**

On switch capacitance.

**C<sub>IN</sub>**

Digital input capacitance.

**t<sub>ON</sub> (EN)**

Delay time between the 50% and 90% points of the digital input and switch on condition.

**t<sub>OFF</sub> (EN)**

Delay time between the 50% and 90% points of the digital input and switch off condition.

**t<sub>TRANSITION</sub>**

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

**t<sub>BBM</sub>**

Off time measured between the 80% point of both switches when switching from one address state to another.

**V<sub>INL</sub>**

Maximum input voltage for Logic 0.

**V<sub>INH</sub>**

Minimum input voltage for Logic 1.

**I<sub>INL</sub>, I<sub>INH</sub>**

Input current of the digital input.

**I<sub>DD</sub>**

Positive supply current.

**I<sub>SS</sub>**

Negative supply current.

**Off Isolation**

A measure of an unwanted signal coupling through an off channel.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Bandwidth**

Frequency at which the output is attenuated by 3 dB.

**On Response**







Frequency response of the on switch.

**THD + N**







Ratio of the harmonic amplitude plus noise of the signal to the fundamental.

# ADG1233/ADG1234

## TYPICAL PERFORMANCE CHARACTERISTICS



# ADG1233/ADG1234



# ADG1233/ADG1234




Figure 19. On Response vs. Frequency




Figure 22. Capacitance vs. Source Voltage for Single Supply




Figure 20. THD + N vs. Frequency




Figure 23. Capacitance vs. Source Voltage for Dual Supply




Figure 21. Capacitance vs. Source Voltage for Dual Supply

## TEST CIRCUITS




Figure 24. On Resistance




Figure 25. Off Leakage




Figure 26. On Leakage




Figure 27. Switching Timing




Figure 28. Break-Before-Make Delay

# ADG1233/ADG1234






Figure 31. Off Isolation




Figure 33. Channel-to-Channel Crosstalk




Figure 32. Bandwidth





Figure 34. THD + Noise

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 35. 16-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-16)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 36. 20-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-20)

Dimensions shown in millimeters

# ADG1233/ADG1234




COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 37. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]

4 mm × 4 mm Body, Very Thin Quad

(CP-16-4)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1

Figure 38. 20-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]

4 mm × 4 mm Body, Very Thin Quad

(CP-20-1)

Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1233YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1233YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1233YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4
ADG1233YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4
ADG1234YRUZ <sup>1</sup>	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package (TSSOP)	RU-20
ADG1234YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package (TSSOP)	RU-20
ADG1234YCPZ-REEL <sup>1</sup>	-40°C to +125°C	20-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-20-1
ADG1234YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	20-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-20-1

<sup>1</sup> Z = Pb-free part.