

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4001B

gates

Quadruple 2-input NOR gate

Product specification
File under Integrated Circuits, IC04

January 1995

Quadruple 2-input NOR gate

HEF4001B gates

DESCRIPTION

The HEF4001B provides the positive quadruple 2-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

- HEF4001BP(N): 14-lead DIL; plastic
(SOT27-1)
- HEF4001BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)
- HEF4001BT(D): 14-lead SO; plastic
(SOT108-1)
- (): Package Designator North America




Fig.3 Logic diagram (one gate).

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications

Quadruple 2-input NOR gate

HEF4001B gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP	MAX		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	60 25 20	120 50 40	ns ns ns	33 ns + (0,55 ns/pF) C_L 14 ns + (0,23 ns/pF) C_L 12 ns + (0,16 ns/pF) C_L
LOW to HIGH	5 10 15	t_{PLH}	50 25 20	100 45 35	ns ns ns	23 ns + (0,55 ns/pF) C_L 14 ns + (0,23 ns/pF) C_L 12 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5 10 15	t_{THL}	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) C_L 9 ns + (0,42 ns/pF) C_L 6 ns + (0,28 ns/pF) C_L
LOW to HIGH	5 10 15	t_{TLH}	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) C_L 9 ns + (0,42 ns/pF) C_L 6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5 10 15	1100 $f_i + \sum (f_o C_L) \times V_{DD}^2$ 5000 $f_i + \sum (f_o C_L) \times V_{DD}^2$ 14 200 $f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)