

AD5280/AD5282

ELECTRICAL CHARACTERISTICS 20K, 50K, 200K OHM VERSION ($V_{DD} = +5V$, $V_{SS} = -5V$, $V_{LOGIC} = +5V$, $V_A = +V_{DD}$, $V_B = 0V$, $-40^{\circ}C < T_A < +85^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
DC CHARACTERISTICS RHEOSTAT MODE Specifications apply to all VRs						
Resistor Differential NL ²	R-DNL	R_{WB} , $V_A=NC$	-1	± 0.4	+1	LSB
Resistor Nonlinearity ²	R-INL	R_{WB} , $V_A=NC$	-1	± 0.5	+1	LSB
Nominal resistor tolerance ³	ΔR	$T_A = 25^{\circ}C$	-30		30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	$V_{AB} = V_{DD}$, Wiper = No Connect		30		ppm/ $^{\circ}C$
Wiper Resistance	R_W	$I_W = V_{DD}/R$, $V_{DD} = +3V$ or $+5V$		40	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications apply to all VRs						
Resolution	N		8			Bits
Integral Nonlinearity ⁴	INL	$R_{AB}=20K\Omega$, $50K\Omega$	-1	± 0.5	+1	LSB
Integral Nonlinearity ⁴	INL	$R_{AB}=200K\Omega$	-2	± 0.5	+2	LSB
Differential Nonlinearity ⁴	DNL		-1	± 0.4	+1	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 80H		5		ppm/ $^{\circ}C$
Full-Scale Error	V_{WFSE}	Code = FFH	-1	-0.5	+0	LSB
Zero-Scale Error	V_{WZSE}	Code = 00H	0	+0.5	+1	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	$V_{A,B,W}$		V_{SS}		V_{DD}	V
Capacitance ⁶ A, B	$C_{A,B}$	$f = 1\text{ MHz}$, measured to GND, Code = 80H		45		pF
Capacitance ⁶ W	C_W	$f = 1\text{ MHz}$, measured to GND, Code = 80H		60		pF
Common Mode Leakage	I_{CM}	$V_A = V_B = V_W$		1		nA
DIGITAL INPUTS						
Input Logic High	V_{IH}	SDA & SCL	$0.7V_{LOGIC}$		$V_{LOGIC}+0.5$	V
Input Logic Low	V_{IL}	SDA & SCL	-0.5		$0.3V_{LOGIC}$	V
Input Logic High	V_{IH}	AD0 & AD1	2.4		V_{LOGIC}	V
Input Logic Low	V_{IL}	AD0 & AD1	0		0.8	V
Input Logic High	V_{IH}	$V_{LOGIC} = +3V$, AD0 & AD1	2.1		V_{LOGIC}	V
Input Logic Low	V_{IL}	$V_{LOGIC} = +3V$, AD0 & AD1	0		0.6	V
Input Current	I_{IL}	$V_{IN} = 0V$ or $+5V$			± 1	μA
Input Capacitance ⁶	C_{IL}			3		pF
DIGITAL Output						
O1, O2	V_{OH}	$I_{OH}=0.4mA$	2.4		5.5	V
O1, O2	V_{OL}	$I_{OL}=-1.6mA$	0		0.4	V
SDA	V_{OL}	$I_{OL} = -6mA$			0.6	V
SDA	V_{OL}	$I_{OL} = -3mA$			0.4	V
Three-State Leakage Current	I_{OZ}	$V_{IN} = 0V$ or $+5V$			± 1	μA
Output Capacitance ⁶	C_{OZ}			3	8	pF
POWER SUPPLIES						
Logic Supply	V_{LOGIC}		+2.7		+5.5	V
Power Single-Supply Range	$V_{DD\text{ RANGE}}$	$V_{SS} = 0V$	+5		+15	V
Power Dual-Supply Range	$V_{DD/SS\text{ RANGE}}$		± 4.5		± 5.5	V
Logic Supply Current	I_{LOGIC}	$V_{LOGIC} = +5V$			10	μA
Positive Supply Current	I_{DD}	$V_{IH} = +5V$ or $V_{IL} = 0V$		20	60	μA
Negative Supply Current	I_{SS}			20	60	μA
Power Dissipation ¹⁰	P_{DISS}	$V_{IH} = +5V$ or $V_{IL} = 0V$, $V_{DD} = +5V$, $V_{SS} = -5V$		0.2	0.6	mW
Power Supply Sensitivity	PSS			0.05	0.015	%/%

ELECTRICAL CHARACTERISTICS 20K, 50K, 200K OHM VERSION ($V_{DD} = +5V$, $V_{SS} = -5V$, $V_{LOGIC} = +5V$, $V_A = +V_{DD}$, $V_B = 0V$, $-40^{\circ}C < T_A < +85^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
DYNAMIC CHARACTERISTICS ^{6,9,11}						
Bandwidth –3dB	BW_20K	$R_{AB} = 20K\Omega$, Code = 80 _H		650		kHz
	BW_50K	$R_{AB} = 50K\Omega$, Code = 80 _H		142		kHz
	BW_200K	$R_{AB} = 200K\Omega$, Code = 80 _H		69		kHz
Total Harmonic Distortion	THD _W	$V_A = 1V_{rms} + 2V$ dc, $V_B = 2V$ DC, $f = 1KHz$		0.005		%
V_W Settling Time	t_S	$V_A = V_{DD}$, $V_B = 0V$, ± 1 LSB error band		2		μs
Resistor Noise Voltage	e_{N_WB}	$R_{WB} = 10K\Omega$, $f = 1KHz$		14		nV \sqrt{Hz}

INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12)						
SCL Clock Frequency	f_{SCL}		0		400	KHz
t_{BUF} Bus free time between STOP & START	t1		1.3			μs
$t_{HD:STA}$ Hold Time (repeated START)	t2	After this period the first clock pulse is generated	0.6			μs
t_{LOW} Low Period of SCL Clock	t3		1.3			μs
t_{HIGH} High Period of SCL Clock	t4		0.6			μs
$t_{SU:STA}$ Setup Time For START Condition	t5		0.6			μs
$t_{HD:DAT}$ Data Hold Time	t6		0		0.9	μs
$t_{SU:DAT}$ Data Setup Time	t7		100			ns
t_F Fall Time of both SDA & SCL signals	t8				300	ns
t_R Rise Time of both SDA & SCL signals	t9				300	ns
$t_{SU:STO}$ Setup time for STOP Condition	t10		0.6			μs

NOTES:

- Typicals represent average readings at $+25^{\circ}C$, $V_{DD} = +5V$, $V_{SS} = -5V$.
- Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
- $V_{AB} = V_{DD}$, Wiper (V_W) = No connect
- INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0V$. DNL specification limits of ± 1 LSB maximum are Guaranteed Monotonic operating conditions.
- Resistor terminals A,B,W have no limitations on polarity with respect to each other.
- Guaranteed by design and not subject to production test.
- Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value result in the minimum overall power consumption.
- P_{DISS} is calculated from $(I_{DD} \times V_{DD})$. CMOS logic level inputs result in minimum power dissipation.
- All dynamic characteristics use $V_{DD} = +5V$.
- See timing diagram for location of measured values.


AD5280/AD5282

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$, unless otherwise noted)

V_{DD} to GND	-0.3, +15V
V_{SS} to GND	0V, -7V
V_{DD} to V_{SS}	+15V
V_A, V_B, V_W to GND.....	V_{SS}, V_{DD}
$A_X - B_X, A_X - W_X, B_X - W_X$	$\pm 20\text{mA}$
Digital Input Voltage to GND.....	0V, 7V
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Thermal Resistance* θ_{JA} ,	
TSSOP-14	206°C/W
TSSOP-16	180°C/W
Maximum Junction Temperature ($T_J \text{ MAX}$)	$+150^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature	
RU-14, RU-16 (Vapor Phase, 60 sec)	$+215^\circ\text{C}$
RU-14, RU-16 (Infrared, 15 sec)	$+220^\circ\text{C}$

*Package Power Dissipation $(T_J \text{ MAX} - T_A) / \theta_{JA}$

AD5280 PIN CONFIGURATION



AD5282 PIN CONFIGURATION




TABLE 1: AD5280 PIN Function Descriptions

Pin	Name	Description
1	A	Resistor terminal A
2	W	Wiper terminal W
3	B	Resistor terminal B
4	V_{DD}	Positive power supply, specified for operation from +5 to +15V.
5	$\overline{\text{SHDN}}$	Active Low, Asynchronous connection of the wiper W to terminal B, and open circuit of terminal A. RDAC register contents unchanged.
6	SCL	Serial Clock Input
7	SDA	Serial Data Input/Output
8	AD0	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
9	AD1	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
10	GND	Common Ground
11	V_{SS}	Negative power supply, specified for operation from 0 to -5V
12	O2	Logic Output terminal O2
13	V_L	Logic Supply Voltage, needs to be same voltage as the digital logic controlling the AD5280.
14	O1	Logic Output terminal O1

PRELIMINARY TECHNICAL DATA

AD5280/AD5282

TABLE 2: AD5282 PIN Function Descriptions

Pin	Name	Description
1	O1	Logic Output terminal O1
2	A ₁	Resistor terminal A ₁
3	W ₁	Wiper terminal W ₁
4	B ₁	Resistor terminal B ₁
5	V _{DD}	Positive power supply, specified for operation from +5 to +15V.
6	$\overline{\text{SHDN}}$	Active Low, Asynchronous connection of the wiper W to terminal B, and open circuit of terminal A. RDAC register contents unchanged.
7	SCL	Serial Clock Input
8	SDA	Serial Data Input/Output

9	AD0	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
10	AD1	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
11	GND	Common Ground
12	V _{SS}	Negative power supply, specified for operation from 0 to -5V
13	V _L	Logic Supply Voltage, needs to be same voltage as the digital logic controlling the AD5282.
14	B ₂	Resistor terminal B ₂
15	W ₂	Wiper terminal W ₂
16	A ₂	Resistor terminal A ₂




Figure 1. Detail Timing Diagram

Data of AD5280/AD5282 is accepted from the I²C bus in the following serial format:

S	0	1	0	1	1	A D 1	A D 0	R/ W	A	$\overline{\text{A}}$ / B	R S	S D	O 1	O 2	X	X	X	A	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	A	P
	Slave Address Byte									Instruction Byte									Data Byte									

Where:

S = Start Condition

P = Stop Condition

A = Acknowledge

X = Don't Care

AD1, AD0 = Package pin programmable address bits

R/W = Read Enable at High and Write Enable at Low

$\overline{\text{A}}$ /B = RDAC sub address select. "Zero" for RDAC1 and "One" for RDAC2

SD = Shutdown, same as $\overline{\text{SHDN}}$ pin operation except inverse logic

O2, O1 = Output logic pin latched values

D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits




Figure 2. Writing to the RDAC Register

AD5280/AD5282




Figure 3. Reading Data from a Previously Selected RDAC Register

OPERATION

The AD5280/AD5282 provides a single/dual channel, 256-position digitally-controlled variable resistor (VR) device. The terms VR and RDAC are used interchangeably throughout this documentation. To program the VR settings, refer to the Digital Interface section. Both parts have an internal power ON preset that places the wiper in mid scale during power up, which simplifies the fault condition recovery at power up. In addition, the shutdown $\overline{\text{SHDN}}$ pin of AD5280/AD5282 places the RDAC in a zero power consumption state where terminal A is open circuited and the wiper W is connected to terminal B, resulting in only leakage currents being consumed in the VR structure. In shutdown mode the VR latch settings are maintained, so that, returning to operational mode from power shutdown, the VR settings return to their previous resistance values.




Figure 4. AD5280/AD5282 Equivalent RDAC Circuit

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation

The nominal resistance of the RDAC between terminals A and B are available in 20K Ω , 50K Ω , and 200K Ω . The final three digits of the part number determine the nominal resistance value, e.g. 20K Ω = 20; 50K Ω = 50; 200K Ω = 200. The nominal resistance (R_{AB}) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The eight bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a 20K Ω part is used, the wiper's first connection starts at the B terminal for data 00_H. Since there is a 60 Ω wiper contact resistance, such connection yields a minimum of 60 Ω resistance between terminals W and B. The second connection is the first tap point corresponds to 138 Ω ($R_{WB} = R_{AB}/256 + R_W = 78\Omega + 60\Omega$) for data 01_H. The third connection is the next tap point representing 216 Ω ($78 \times 2 + 60$)

for data 02_H and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 19982 Ω [$R_{AB} - 1\text{LSB} + R_W$]. The wiper does not directly connect to the B terminal. See Figure 4 for a simplified diagram of the equivalent RDAC circuit.

The general equation determining the digitally programmed output resistance between W and B is:

$$R_{WB}(D) = \frac{D}{256} \cdot R_{AB} + R_W \quad \text{eqn. 1}$$

where D is the decimal equivalent of the binary code which is loaded in the 8-bit RDAC register, and R_{AB} is the nominal end-to-end resistance.

For example, $R_{AB} = 20\text{K}\Omega$, when $V_B = 0\text{V}$ and A-terminal is open circuit, the following output resistance values R_{WB} will be set for the following RDAC latch codes. Result will be the same if terminal A is tied to W:

D (DEC)	R_{WB} (Ω)	Output State
256	19982 Ω	Full-Scale ($R_{AB} - 1\text{LSB} + R_W$)
128	10060 Ω	Mid-Scale
1	138 Ω	1 LSB
0	60 Ω	Zero-Scale (Wiper contact resistance)

Note that in the zero-scale condition a finite wiper resistance of 60 Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum current of no more than 5mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled resistance R_{WA} . When these terminals are used the B-terminal should be let open or tied to the wiper terminal. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general equation for this operation is:

$$R_{WA}(D) = \frac{256 - D}{256} \cdot R_{AB} + R_W \quad \text{eqn. 2}$$

For example, $R_{AB}=20K\Omega$, when $V_A = 0V$ and B–terminal is open circuit, the following output resistance R_{WA} will be set for the following RDAC latch codes. Result will be the same if terminal B is tied to W:

D (DEC)	R_{WA} (Ω)	Output State
256	60	Full-Scale
128	10060	Mid-Scale
1	19982	1 LSB
0	20060	Zero-Scale

The typical distribution of the nominal resistance R_{AB} from channel-to-channel matches within $\pm 1\%$. Device to device matching is process lot dependent and is possible to have $\pm 30\%$ variation. Since the resistance element is processed in thin film technology, the change in R_{AB} with temperature has a **30** ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER

Voltage Output Operation

The digital potentiometer easily generates output voltages at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Let's ignore the effect of the wiper resistance at the moment. For example connecting A–terminal to +5V and B–terminal to ground produces an output voltage at the wiper-to-B starting at zero volts up to 1 LSB less than +5V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 position of the potentiometer divider. Since AD5280/AD5282 can be supplied by dual supplies, the general equation defining the output voltage at V_W with respect to ground for any given input voltage applied to terminals AB is:

$$V_W(D) = \frac{D}{256}V_A + \frac{256-D}{256}V_B \quad \text{eqn. 3}$$

where D is decimal equivalent of the binary code which is loaded in the 8-bit RDAC register.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent on the ratio of the internal resistors R_{WA} and R_{WB} and not the absolute values, therefore, the temperature drift reduces to **5ppm/°C**.

DIGITAL INTERFACE

2-WIRE SERIAL BUS

The AD5280/AD5282 are controlled via an I²C compatible serial bus. The RDACs are connected to this bus as slave devices.

Referring from Figures 2 and 3, the first byte of AD5280/AD5282 is a Slave Address Byte. It has a 7-bit slave address and a R/\bar{W} bit. The 5 MSBs are 01011 and the following

2 bits are determined by the state of the AD0 and AD1 pins of the device. AD0 and AD1 allow the user to use up to four of these devices on one bus.

The 2-wire I²C serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high, Figure 2. The following byte is the Slave Address Byte which consists of the 7-bit slave address followed by an R/\bar{W} bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\bar{W} bit is high, the master will read from the slave device. On the other hand, if the R/\bar{W} bit is low, the master will write to the slave device.

2. A Write operation contains an extra Instruction Byte more than the Read operation. Such Instruction Byte in Write mode follows the Slave Address Byte. The MSB of the Instruction Byte labeled A/B is the RDAC sub-address select. A “low” select RDAC1 and a “high” selects RDAC2 for dual channel AD5282. The 2nd MSB RS is the Mid-scale reset. A logic high of this bit moves the wiper of a selected RDAC to the center tap where $R_{WA}=R_{WB}$. The 3rd MSB SD is a shutdown bit. A logic high causes the RDAC open circuit at terminal A while shorting wiper to terminal B. This operation yields almost a zero Ohm in rheostat mode or zero volt in potentiometer mode. This SD bit serves the same function as the \overline{SHDN} pin except it reacts in active low. The following two bits are O2 and O1. They are extra programmable logic output that users can make use of them by driving other digital loads, logic gates, LED drivers, and analog switches, etc. The 3 LSBs are DON'T CARE. See Figure 2.
3. After acknowledged the Instruction Byte, the last byte in Write mode is the Data Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an “Acknowledge” bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 1.
4. In Read mode, the Data Byte goes right after the acknowledgment of the Slave Address Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (slight difference with the Write mode, there are eight data bits followed by a “No Acknowledge” bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
5. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In Write mode, the master will pull the SDA line high during the 10th clock pulse to establish a STOP

AD5280/AD5282

condition, Figure 2. In Read mode, the master will issue a No Acknowledge for the 9th clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the 10th clock pulse which goes high to establish a STOP condition, Figure 3.

A repeated Write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the Write cycle, each Data byte will update the RDAC output. For example, after the RDAC has acknowledged its Slave Address and Instruction Bytes, the RDAC output will update after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte will update the output of the selected slave device. If different instructions are needed, the Write mode has to start with a new Slave Address, Instruction, and Data Bytes again. Similarly, a repeated Read function of the RDAC is also allowed.

MULTIPLE DEVICES ON ONE BUS

Figure 5 shows four AD5282 devices on the same serial bus. Each has a different slave address sine the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull downs in a fully I²C compatible interface.




Figure 5. Multiple AD5282 Devices on One Bus

LEVEL SHIFT FOR BI-DIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper method of level shifting is needed. For instance, one can use a 3.3V E²PROM to interface with a 5V digital potentiometer. A level shift scheme is needed in order to enable a bi-directional communication so that the setting of the digital potentiometer can be stored to and retrieved from the E²PROM. Figure 6 shows one of the techniques. M1 and M2 can be N-Ch FETs 2N7002 or low threshold FDV301N if V_{DD} falls below 2.5V.




Figure 6. Level Shift for different potential operation.

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in figure 7. Applies to digital input pins SDA, SCL, and $\overline{\text{SHDN}}$.




Figure 7. ESD Protection of digital pins




Figure 8. ESD Protection of Resistor Terminals

TEST CIRCUITS

Figures 9 to 17 define the test conditions used in product specification table.




Figure 9. Potentiometer Divider Nonlinearity error test circuit (INL, DNL)




Figure 10. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 11. Wiper Resistance test Circuit




Figure 12. Power supply sensitivity test circuit (PSS, PSSR)




Figure 13. Inverting Gain test Circuit




Figure 14. Non-Inverting Gain test circuit




Figure 15. Gain Vs Frequency test circuit




Figure 16. Incremental ON Resistance Test Circuit





Figure 17. Common Mode Leakage current test circuit

AD5280/AD5282

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

**14-Lead TSSOP
(RU-14)**



**16-Lead TSSOP
(RU-16)**

