

MOTOROLA SEMICONDUCTOR

TECHNICAL DATA

Advance Information Dual PLLs for 46/49 MHz Cordless Telephones CMOS

These devices are dual phase-locked loop frequency synthesizers intended for use primarily in 46/49 MHz cordless phones with up to 10 channels. These parts contain two mask-programmable counter ROMs for receive and transmit loops with two independent phase detect circuits. A common reference oscillator and reference divider are shared by the receive and transmit circuits.


Frequency selection is accomplished via a 4-bit parallel input for the MC145160 and MC145166. The MC145167 utilizes a serial interface.

Other features include a lock detect circuit for the transmit loop, illegal code default, and a 5.0 kHz tone output.

- Synthesizes Up to Ten Channel Pairs
- Maximum Operating Frequency: 60 MHz @ $V_{in}=200$ mV p-p
- Operating Temperature Range: -40°C to 75°C
- Operating Voltage Range: 2.5 to 5.5 V
- On-Chip Oscillator Circuit Supports External Crystal
- Lock Detect Signal
- Operating Power Consumption: 3.0 mA @ 3.0 V
- Standby Mode for Power Savings: 1.5 mA @ 3.0 V

Part Number	4.0 kHz Output	Transmit Frequency	Channel Programming
MC145160	Yes	Half of Fundamental	BCD
MC145166	No	Fundamental	BCD
MC145167	No	Fundamental	Serial

**MC145160
MC145166
MC145167**




5

ORDERING INFORMATION

MC145160P	Plastic DIP
MC145160DW	SOG Package
MC145166P	Plastic DIP
MC145166DW	SOG Package
MC145167P	Plastic DIP
MC145167DW	SOG Package


PIN ASSIGNMENTS



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC145160•MC145166•MC145167

BLOCK DIAGRAM OF THE MC145160, MC145166, AND MC145167



MC145160•MC145166•MC145167

SWITCHING CHARACTERISTICS ($T_A=25^\circ\text{C}$, $C_L=50\text{ pF}$)

Symbol	Characteristic	V_{DD}	Guaranteed Limit		Unit	
			Min	Max		
t_{TLH}	Output Rise Time (Figures 1 and 5)	3.0 5.0	— —	200 100	ns	
t_{THL}	Output Fall Time (Figures 1 and 5)	3.0 5.0	— —	200 100	ns	
t_r, t_f	Input Rise and Fall Time, OSC_{in} (Figure 2)	3.0 5.0	— —	5.0 4.0	μs	
f_{max}	Input Frequency Input=Sine Wave 200 mV p-p	OSC_{in} f_{in1} f_{in2}	3.0-5.0 3.0-5.0 3.0-5.0	— — —	12 60 60	MHz
t_{su}	Setup Time (MC145167) (Figure 3)	Data to Clock Enable to Clock	3.0 5.0 3.0 5.0	100 50 200 100	— — — —	ns
t_h	Hold Time (MC145167), Clock to Data (Figure 3)	3.0 5.0	80 40	— —	—	ns
t_{rec}	Recovery Time (MC145167), Enable to Clock (Figure 3)	3.0 5.0	80 40	— —	—	ns
t_w	Input Pulse Width (MC145167), Clock and Enable (Figure 4)	3.0 5.0	80 60	— —	—	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

MC145160•MC145166•MC145167

5




Figure 3. MC145166 Circuit Example

MC145160•MC145166•MC145167




Figure 4. DPLL Application in 46/49 MHz Cordless Phone