74VHCT132AMTR Datasheet

  • 74VHCT132AMTR

  • QUAD 2-INPUT SCHMITT NAND GATE

  • 72.72KB

  • STMICROELECTRONICS   STMICROELECTRONICS

扫码查看芯片数据手册

上传产品规格书

PDF预览

74VHCT132A
QUAD 2-INPUT SCHMITT NAND GATE
PRELIMINARY DATA
s
s
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 6.5 ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 2
碌A
(MAX.) at T
A
= 25
o
C
TYPICAL HYSTERESIS: 0.7V at V
CC
= 4.5V
POWER DOWN PROTECTION ON INPUTS &
OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8 mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 132
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V
OLP
= 0.8V (Max.)
SOP
PACKAGE
SOP
TSSOP
T UBE
74VHCT132AM
TSSOP
T& R
74VHCT132AMTR
74VHCT132ATTR
ORDER CODES
DESCRIPTION
The 74VHCT132A is an advanced high-speed
CMOS QUAD 2-INPUT SCHMITT NAND GATE
fabricated with sub-micron silicon gate and
double-layer metal wiring C
2
MOS technology.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
Pin configuration and function are the same as
those of the VHCT00A but the VHCT132A has
hysteresis.
This together with its schmitt trigger function
allows it to be used on line receivers with slow
rise/fall input signals.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
February 2000
1/7

74VHCT132AMTR 产品属性

  • STMicroelectronics

  • NAND

  • 74VHC

  • Quad

  • 2 / 1

  • - 8 mA

  • 8 mA

  • 9.8 ns

  • 5.5 V

  • 4.5 V

  • + 125 C

  • SMD/SMT

  • SO-14

  • Reel

  • - 55 C

  • 2

  • 1

  • 2500

74VHCT132AMTR相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!