DM74S153 Dual 1-of-4 Line Data Selector/Multiplexer
August 1986
Revised April 2000
DM74S153
Dual 1-of-4 Line Data Selector/Multiplexer
General Description
Each of these data selectors/multiplexers contains invert-
ers and drivers to supply fully complementary, on-chip,
binary decoding data selection to the AND-OR-invert
gates. Separate strobe inputs are provided for each of the
two four-line sections.
Features
s
Permits multiplexing from N lines to 1 line
s
Performs parallel-to-serial conversion
s
Strobe (enable) line provided for cascading (N lines to
n lines)
s
High fan-out, low-impedance, totem-pole outputs
s
Typical average propagation delay times
From data
From strobe
From select
6 ns
9.5 ns
12 ns
s
Typical power dissipation 225 mW
Ordering Code:
Order Number
DM74S153N
Package Number
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Select
Inputs
B
X
L
L
L
L
H
H
H
H
A
X
L
L
H
H
L
L
H
H
C0
X
L
H
X
X
X
X
X
X
Data Inputs
C1
X
X
X
L
H
X
X
X
X
C2
X
X
X
X
X
L
H
X
X
C3
X
X
X
X
X
X
X
L
H
Strobe
G
H
L
L
L
L
L
L
L
L
Output
Y
L
L
H
L
H
L
H
L
H
Select inputs A and B are common to both sections.
H
=
HIGH Level
L
=
LOW Level
X
=
Don鈥檛 Care
漏 2000 Fairchild Semiconductor Corporation
DS006469
www.fairchildsemi.com
1
2
3
4
