100355D Datasheet

  • 100355D

  • Low Power Quad Multiplexer/Latch

  • 152.69KB

  • 10页

  • NSC

扫码查看芯片数据手册

上传产品规格书

PDF预览

100355 Low Power Quad Multiplexer/Latch
August 1998
100355
Low Power Quad Multiplexer/Latch
General Description
The 100355 contains four transparent latches, each of which
can accept and store data from two sources. When both En-
able (E
n
) inputs are LOW, the data that appears at an output
is controlled by the Select (S
n
) inputs, as shown in the Oper-
ating Mode table. In addition to routing data from either D
0
or
D
1
, the Select inputs can force the outputs LOW for the case
where the latch is transparent (both Enables are LOW) and
can steer a HIGH signal from either D
0
or D
1
to an output.
The Select inputs can be tied together for applications re-
quiring only that data be steered from either D
0
or D
1
. A
positive-going signal on either Enable input latches the out-
puts. A HIGH signal on the Master Reset (MR) input over-
rides all the other inputs and forces the Q outputs LOW. All
inputs have 50 k鈩?pulldown resistors.
Features
n
n
n
n
n
Greater than 40% power reduction of the 100155
2000V ESD protection
Pin/function compatible with 100155
Voltage compensated operating range = 鈭?.2V to 鈭?.7V
Standard Microcircuit Drawing
(SMD) 5962-9165401
Logic Symbol
DS100294-1
Pin Names
E
1
, E
2
S
0
, S
1
MR
D
na
鈥揇
nd
Q
a
鈥換
d
Q
a
鈥換
d
Description
Enable Inputs (Active LOW)
Select Inputs
Master Reset
Data Inputs
Data Outputs
Complementary Data Outputs
Connection Diagrams
24-Pin DIP
24-Pin Quad Cerpak
DS100294-3
DS100294-2
漏 1998 National Semiconductor Corporation
DS100294
www.national.com

100355D相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!