89HPES3T3ZABCG Datasheet

  • 89HPES3T3ZABCG

  • 3-Lane 3-Port PCI Express Switch

  • 397.59KB

  • 23页

  • IDT

扫码查看芯片数据手册

上传产品规格书

PDF预览

3-Lane 3-Port
PCI Express庐 Switch
89HPES3T3
Data Sheet
Advance Information*
Device Overview
鈼?/div>
The 89HPES3T3 is a member of IDT鈥檚 PRECISE鈩?family of PCI
Express switching solutions. The PES3T3 is a 3-lane, 3-port peripheral
chip that performs PCI Express Base switching. It provides connectivity
and switching functions between a PCI Express upstream port and up to
four downstream ports and supports switching between downstream
ports.
鈼?/div>
鈼?/div>
Features
鈼?/div>
鈼?/div>
High Performance PCI Express Switch
鈥?Three 2.5Gbps PCI Express lanes
鈥?Three switch ports
鈥?x1 Upstream port
鈥?Two x1 Downstream ports
鈥?Low latency cut-through switch architecture
鈥?Support for Max payload sizes up to 256 bytes
鈥?One virtual channel
鈥?Eight traffic classes
鈥?PCI Express Base Specification Revision 1.1 compliant
Flexible Architecture with Numerous Configuration Options
鈥?Automatic lane reversal on all ports
鈥?Automatic polarity inversion on all lanes
鈥?Ability to load device configuration from serial EEPROM
Legacy Support
鈥?PCI compatible INTx emulation
鈥?Bus locking
鈼?/div>
鈼?/div>
Highly Integrated Solution
鈥?Requires no external components
鈥?Incorporates on-chip internal memory for packet buffering and
queueing
鈥?Integrates three 2.5 Gbps embedded SerDes with 8B/10B
encoder/decoder (no separate transceivers needed)
Reliability, Availability, and Serviceability (RAS) Features
鈥?Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
鈥?Supports ECRC and Advanced Error Reporting
鈥?Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
鈥?Compatible with Hot-Plug I/O expanders used on PC mother-
boards
Power Management
鈥?Utilizes advanced low-power design techniques to achieve low
typical power consumption
鈥?Supports PCI Power Management Interface specification (PCI-
PM 1.2)
鈥?Unused SerDes are disabled.
鈥?Supports Advanced Configuration and Power Interface Speci-
fication, Revision 2.0 (ACPI) supporting active link state
Testability and Debug Features
鈥?Built in Pseudo-Random Bit Stream (PRBS) generator
鈥?Numerous SerDes test modes
鈥?Ability to bypass link training and force any link into any mode
鈥?Provides statistics and performance counters
Block Diagram
3-Port Switch Core / 3 PCI Express Lanes
Frame Buffer
Route Table
Port
Arbitration
Scheduler
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Mux / Demux
Phy
Logical
Layer
Mux / Demux
Phy
Logical
Layer
Mux / Demux
Phy
Logical
Layer
SerDes
SerDes
SerDes
(Port 0)
(Port 2)
Figure 1 Internal Block Diagram
(Port 3)
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 23
2007 Integrated Device Technology, Inc.
*Notice: The information in this document is subject to change without notice
September 7, 2007
Advance Information

89HPES3T3ZABCG相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!