GS82032AT-166T Datasheet

  • GS82032AT-166T

  • x32 Fast Synchronous SRAM

  • 650.78KB

  • 23页

  • ETC

扫码查看芯片数据手册

上传产品规格书

PDF预览

GS82032AT/Q-200/180/166/133/100
TQFP, QFP
Commercial Temp
Industrial Temp
Features
鈥?FT pin for user-configurable flow through or pipelined
operation
鈥?Single Cycle Deselect (SCD) operation
鈥?3.3 V +10%/鈥?% core power supply
鈥?2.5 V or 3.3 V I/O supply
鈥?LBO pin for Linear or Interleaved Burst mode
鈥?Internal input resistors on mode pins allow floating mode pins
鈥?Default to Interleaved Pipelined mode
鈥?Byte Write (BW) and/or Global Write (GW) operation
鈥?Common data inputs and data outputs
鈥?Clock Control, registered, address, data, and control
鈥?Internal self-timed write cycle
鈥?Automatic power-down for portable applications
鈥?JEDEC standard 100-lead TQFP or QFP package
-200
-180
-166
-133
Pipeline tCycle 5 ns
5.5 ns
6 ns
7.5 ns
3-1-1-1 t
KQ
3 ns
3.2 ns 3.5 ns
4 ns
I
DD
170 mA 155 mA 140 mA 115 mA
Flow tCycle 8.8 ns 9.1 ns
10 ns
12 ns
Through t
KQ
7.5 ns
8 ns
8.5 ns
10 ns
2-1-1-1 I
DD
100 mA 100 mA 90 mA 80 mA
-100
10 ns
5 ns
90 mA
15 ns
12 ns
65 mA
64K x 32
2M Synchronous Burst SRAM
Flow Through/Pipeline Reads
200 MHz鈥?00 MHz
7.5 ns鈥?2 ns
3.3 V V
DD
3.3 V and 2.5 V I/O
The function of the Data Output Register can be controlled by
the user via the FT mode pin (Pin 14 in the TQFP). Holding
the FT mode pin low places the RAM in Flow Through mode,
causing output data to bypass the Data Output Register.
Holding FT high places the RAM in Pipelined mode,
activating the rising-edge-triggered Data Output Register.
SCD Pipelined Reads
The GS82032A is an SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Functional Description
Applications
The GS82032A is a 2,097,152-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Core and Interface Voltages
The GS82032A operates on a 3.3 V power supply and all
inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate
output power (V
DDQ
) pins are used to decouple output noise
from the internal circuit.
Controls
Addresses, data I/Os, chip enables (E
1
, E
2
, E
3
), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Rev: 1.08 2/2001
1/23
漏 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS82032AT-166T相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!