Integrated
Circuit
Systems, Inc.
ICS2510C
3.3V Phase-Lock Loop Clock Driver
General Description
The ICS2510C
is a high performance, low skew, low jitter
clock driver. It uses a phase lock loop (PLL) technology to
align, in both phase and frequency, the CLKIN signal with
the CLKOUT signal. It is specifically designed for use with
synchronous SDRAMs. The
ICS2510C
operates at 3.3V VCC
and drives up to ten clock loads.
One bank of ten outputs provide low-skew, low-jitter copies
of CLKIN. Output signal duty cycles are adjusted to 50
percent, independent of the duty cycle at CLKIN. Outputs
can be enabled or disabled via control (OE) inputs. When the
OE inputs are high, the outputs align in phase and frequency
with CLKIN; when the OE inputs are low, the outputs are
disabled to the logic low state.
The
ICS2510C
does not require external RC filter
components. The loop filter for the PLL is included on-chip,
minimizing component count, board space, and cost. The test
mode shuts off the PLL and connects the input directly to the
output buffer. This test mode, the
ICS2510C
can be use as
low skew fanout clock buffer device. The
ICS2510C
comes
in 24 pin 173mil Thin Shrink Small-Outline package (TSSOP)
package.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Meets or exceeds PC133 registered DIMM
specification1.1
Spread Spectrum Clock Compatible
Distributes one clock input to one bank of ten outputs
Operating frequency 25MHz to 175MHz
External feedback input (FBIN) terminal is used to
synchrionize the outputs to the clock input
No external RC network required
Operates at 3.3V Vcc
Plastic 24-pin 173mil TSSOP package
Block Diagram
FBOUT
CLK0
CLK1
CLK2
FBIN
CLKIN
PLL
CLK3
CLK4
AVCC
CLK5
CLK6
CLK7
CLK8
CLK9
OE
Pin Configuration
AGND
VCC
CLK0
CLK1
CLK2
GND
GND
CLK3
CLK4
VCC
OE
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CLKIN
AVCC
VCC
CLK9
CLK8
GND
GND
CLK7
CLK6
CLK5
VCC
FBIN
24 Pin TSSOP
4.40 mm. Body, 0.65 mm. pitch
2510 C Rev D 06/15/01
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
ICS2510C
ICS2510CG-T相关型号PDF文件下载
-
型号
版本
描述
厂商
下载
-
英文版
SMPTE Time Code Receiver/Generator
ICS
-
英文版
SMPTE Time Code Receiver/Generator
ICST [Inte...
-
英文版
FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
IDT [Integ...
-
英文版
Field Programmable Dual Output SS VersaClock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICS
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Package Outline and Package Dimensions (16-pin TSSOP,173 Mil...
ICSI
-
英文版
Package Outline and Package Dimensions (16-pin TSSOP,173 Mil...
ICSI [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Wavedec Digital Audio Codec
ICS
-
英文版
Wavedec Digital Audio Codec
ICST [Inte...
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICS
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICST [Inte...
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICS
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICST [Inte...
1
2
3
4
5
6
7
