ICS663MIT Datasheet

  • ICS663MIT

  • PLL BUILDING BLOCK

  • 148.08KB

  • 7页

  • ICSI

扫码查看芯片数据手册

上传产品规格书

PDF预览

ICS663
PLL B
UILDING
B
LOCK
Description
The ICS663 is a low cost Phase-Locked Loop (PLL)
designed for clock synthesis and synchronization.
Included on the chip are the phase detector, charge
pump, Voltage Controlled Oscillator (VCO) and an
output buffer. Through the use of external reference
and VCO dividers (implemented with the ICS674-01,
for example), the user can easily configure the device
to lock to a wide variety of input frequencies.
The phase detector and VCO functions of the device
can also be used independently. This enables the
configuration of other PLL circuits. For example, the
ICS663 phase detector can be used to control a VCXO
circuit such as the MK3754.
For applications requiring Power Down or Output
Enable features, please refer to the ICS673-01.
Features
鈥?/div>
Packaged in 8-pin SOIC
鈥?/div>
Output clock range 1 MHz to 100 MHz (3.3 V), 1 MHz
鈥?/div>
to 120 MHz (5 V)
External PLL loop filter enables configuration for a
wide range of input frequencies
(video Hsync, for example)
鈥?/div>
Ability to accept an input clock in the kHz range
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
25 mA output drive capability at TTL levels
Lower power CMOS process
+3.3 V 卤5% or +5 V 卤10% operating voltage
Used along with the ICS674-01, forms a complete
PLL circuit
independently for other PLL configurations
鈥?/div>
Phase detector and VCO blocks can be used
鈥?/div>
Industrial temperature version available
鈥?/div>
For better jitter performance, use the MK1575
Block Diagram
LF
LFR
VDD
I
cp
C lock Input
R E FIN
P hase/
Frequency
D etector
UP
F B IN
VCO
DOWN
1
MUX
4
0
2
C LK
I
cp
SEL
External Feedback D ivider
(such as the IC S674-01)
MDS 663 D
I n t e gra te d C i r c u i t S y s t e m s
鈼?/div>
1
525 Race Stre et, San Jo se, CA 9 5126
鈼?/div>
Revision 062904
te l (40 8) 2 97-12 01
鈼?/div>
w w w. i c st . c o m

ICS663MIT 产品属性

  • Product Discontinuation 13/May/2009

  • 2,500

  • 集成电路 (IC)

  • 时钟/计时 - 时钟发生器,PLL,频率合成器

  • -

  • 锁相环路(PLL)

  • CMOS

  • CMOS

  • 1

  • 1:1

  • 无/无

  • 120MHz

  • 是/无

  • 3.13 V ~ 5.5 V

  • -40°C ~ 85°C

  • 表面贴装

  • 8-SOIC(0.154",3.90mm 宽)

  • 8-SOIC

  • 带卷 (TR)

  • 663MIT

ICS663MIT相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    ICS601 Demo Board Schematic
    ICS
  • 英文版
    ICS601 Demo Board Schematic
    ICST [Inte...
  • 英文版
    Intel Graphics Clock Source
    ICS
  • 英文版
    Intel Graphics Clock Source
    ICST [Inte...
  • 英文版
    LOW PHASE NOISE CLOCK MULTIPLIER
    ICST [Inte...
  • 英文版
    Set-Top Box Clock Source
    ICS
  • 英文版
    Set-Top Box Clock Source
    ICST [Inte...
  • 英文版
    LOW SKEW 1 TO 4 CLOCK BUFFER
    IDT [Integ...
  • 英文版
    LOW SKEW 1 TO 4 CLOCK BUFFER
    ICST [Inte...
  • 英文版
    Digital Video Clock Source
    ICS
  • 英文版
    Digital Video Clock Source
    ICST [Inte...
  • 英文版
    Precision Audio Clock Source
    ICS
  • 英文版
    Precision Audio Clock Source
    ICST [Inte...
  • 英文版
    PLL BUILDING BLOCK
    ICSI
  • 英文版
    PLL BUILDING BLOCK
    ICST [Inte...
  • 英文版
    Intel Graphics Clock Source
    ICS
  • 英文版
    Intel Graphics Clock Source
    ICST [Inte...
  • 英文版
    IC SOCKETS SINGLE & DUAL ROW SOCKETS
    ADAM-TECH [Adam...
  • 英文版
    LOW PHASE NOISE CLOCK MULTIPLIER
    ICST [Inte...
  • 英文版
    Set-Top Box Clock Source
    ICS

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!