Integrated
Circuit
Systems, Inc.
ICS83115
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
F
EATURES
鈥?16 LVCMOS/LVTTL outputs
鈥?1 LVCMOS/LVTTL clock input
鈥?Maximum output frequency: 200MHz
鈥?All inputs are 5V tolerant
鈥?Output skew: 250ps (maximum)
鈥?Part-to-part skew: 800ps (maximum)
鈥?Additive phase jitter, RMS: 0.09ps (typical)
鈥?3.3V operating supply
鈥?0掳C to 70掳C ambient operating temperature
鈥?Lead-Free package available
鈥?Industrial temperature information available upon request
G
ENERAL
D
ESCRIPTION
The ICS83115 is a low skew, 1-to-16 LVCMOS/
LVTTL Fanout Buffer and a member of the
HiPerClockS鈩?/div>
HiPerClockS鈩?family of High Performance Clock
Solutions from ICS. The ICS83115 single ended
clock input accepts LVCMOS or LVTTL input lev-
els. The ICS83115 operates at full 3.3V supply mode over the
commercial temperature range. Guaranteed output and part-to-
part skew characteristics make the ICS83115 ideal for those
clock distribution applications demanding well defined perfor-
mance and repeatability.
ICS
B
LOCK
D
IAGRAM
OE2
V
DD
P
IN
A
SSIGNMENT
4
OE1
Q0
Q1
Q2
V
DD
V
DD
Q3
Q4
GND
GND
Q5
Q6
Q7
IN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
OE2
Q15
Q14
Q13
V
DD
V
DD
Q12
Q11
GND
GND
Q10
Q9
Q8
OE0
IN
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q15
Q14
Q13
Q12
Q11
Q10
Q9
Q8
OE2
OE1
ICS83115
28-Lead SSOP, 150mil
9.9mm x 3.9mm x 1.7mm body package
R Package
(Top View)
4
OE1
GND
OE0
83115BR
www.icst.com/products/hiperclocks.html
1
REV. A SEPTEMBER 21, 2004
OE0
OE2
next