QL6250PS484 Datasheet

  • QL6250PS484

  • ASIC

  • 164.63KB

  • 13页

  • ETC

扫码查看芯片数据手册

上传产品规格书

PDF预览

Eclipse Family Data Sheet
鈥?鈥?鈥?鈥?鈥?鈥?/div>
Combining Performance, Density and Embedded RAM
1.0 Device Highlights
Flexible Programmable Logic
鈥?/div>
.25u, 5 layer metal CMOS process
鈥?/div>
2.5 V Vcc, 2.5/3.3 V drive capable I/O
鈥?/div>
Up to 4032 SuperCells
鈥?/div>
Up to 583,000 Max System Gates
鈥?/div>
Up to 512 I/O
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Programmable I/O
鈥?/div>
High performance Enhanced I/O (EIO):
Embedded Dual Port SRAM
鈥?/div>
Up to 36-2,304 bit Dual Port High
鈥?/div>
performance SRAM Blocks
鈥?/div>
Up to 82,900 RAM bits
鈥?/div>
RAM/ROM/FIFO Wizard for automatic
Less than 3 ns Tco
Programmable Slew Rate Control
Programmable I/O Standards
LVTTL, LVCMOS, PCI, GTL+, SSTL2,
and SSTL3
8 Independent I/O Banks
3 Register Configuration: Input, Output, OE
Advanced Clock Network
鈥?/div>
9 Global Clock Networks
鈥?/div>
1 dedicated
鈥?/div>
8 programmable
鈥?/div>
16 I/O (high drive) Networks:
configuration
鈥?/div>
Configurable and Cascadable
Applications
鈥?/div>
Signal processing operators
鈥?/div>
Signal processing functions
鈥?/div>
Networking / communications for VoIP
鈥?/div>
Speech / voice processing
鈥?/div>
Channel coding
2 I/O鈥檚 per bank
鈥?/div>
20 Quad-Net Networks: 5 per quadrant
Figure 1: Embedded Eclipse Block Diagram
Eclipse
TM
Family Data Sheet
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
1

QL6250PS484相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!