T431616C-7SG Datasheet

  • T431616C-7SG

  • 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM

  • 718.36KB

  • 30页

  • TMT

扫码查看芯片数据手册

上传产品规格书

PDF预览

tm
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
TE
CH
T431616C
SDRAM
FEATURES
3.3V power supply
Clock cycle time : 6 / 7 ns
Dual banks operation
LVTTL compatible with multiplexed address
All inputs are sampled at the positive going
edge of system clock
鈥?/div>
Burst Read Single-bit Write operation
鈥?/div>
DQM for masking
鈥?/div>
Auto refresh and self refresh
鈥?/div>
32ms refresh period (2K cycle)
鈥?/div>
MRS cycle with address key programs
- CAS Latency ( 2 & 3 )
- Burst Length ( 1 , 2 , 4 , 8 & full page)
- Burst Type (Sequential & Interleave)
鈥?/div>
Available package type :
- 50 pin TSOP(II)/lead-free
鈥?/div>
Operating temperature :
- 0 ~ +70
掳C
1M x 16 SDRAM
512K x 16bit x 2Banks Synchronous DRAM
GRNERAL DESCRIPTION
The T431616C is 16,777,216 bits synchronous
high data rate Dynamic RAM organized as
2 x 524,288 words by 16 bits , fabricated with high
performance CMOS technology . Synchronous
design allows precise cycle control with the use of
system clock I/O transactions are possible on every
clock cycle . Range of operating frequencies ,
programmable burst length and programmable
latencies allow the same device to be useful for a
variety of high bandwidth , high performance
memory system applications.
ORDERING INFORMATION
PART NO.
CLOCK
CYCLE TIME
6ns
6ns
7ns
7ns
MAX
FREQUENCY
PACKAGE
TSOP-II
TSOP-II
Lead-free
TSOP-II
TSOP-II
Lead-free
OPERATING
TEMPERATURE
T431616C-6S
T431616C-6SG
T431616C-7S
T431616C-7SG
166 MHz
166 MHz
143 MHz
143 MHz
0 ~ +70
掳C
0 ~ +70
掳C
0 ~ +70
掳C
0 ~ +70
掳C
TM Technology Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: AUG. 2004
Revision: A

T431616C-7SG相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!