128K
X25138
16K x 8 Bit
5MHz SPI Serial E
2
PROM with Block Lock
TM
Protection
FEATURES
DESCRIPTION
The X25138 is a CMOS 128K-bit serial E
2
PROM,
internally organized as 16K x 8. The X25138 features
a Serial Peripheral Interface (SPI) and software
protocol allowing operation on a simple three-wire bus.
The bus signals are a clock input (SCK) plus separate
data in (SI) and data out (SO) lines. Access to the
device is controlled through a chip select (CS) input,
allowing any number of devices to share the same
bus.
The X25138 also features two additional inputs that
provide the end user with added 铿俥xibility. By
asserting the HOLD input, the X25138 will ignore tran-
sitions on its inputs, thus allowing the host to service
higher priority interrupts. The WP input can be used as
a hardwire input to the X25138 disabling all write
attempts to the status register, thus providing a mech-
anism for limiting end user capability of altering 0, 1/4,
1/2 or all of the memory.
The X25138 utilizes Xicor鈥檚 proprietary Direct Write
TM
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
5MHz Clock Rate
Low Power CMOS
<1
mA
Standby Current
<5mA Active Current
2.5V To 5.5V Power Supply
SPI Modes (0,0 & 1,1)
16K X 8 Bits
32 Byte Page Mode
Block Lock鈩?Protection
Protect 1/4, 1/2 or all of E
2
PROM Array
Programmable Hardware Write Protection
In-Circuit Programmable ROM Mode
Built-in Inadvertent Write Protection
Power-Up/Down protection circuitry
Write Enable Latch
Write Protect Pin
Self-Timed Write Cycle
5ms Write Cycle Time (Typical)
High Reliability
Endurance: 100,000 cycles
Data Retention: 100 Years
ESD protection: 2000V on all pins
Packages
8-Lead XBGA
8, 14-Lead SOIC
8-Lead PDIP
8-Lead TSSOP
FUNCTIONAL DIAGRAM
ST
ATUS
REGISTER
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
128
128 X 256
SO
SI
SCK
CS
HOLD
COMMAND
DECODE
AND
CONTROL
LOGIC
128
128 X 256
16K BYTE
ARRAY
256
256 X 256
WP
WRITE
CONTROL
AND
TIMING
LOGIC
32
8
Y DECODE
Direct Write脭 and Block Lock脭 Protection is a trademark of Xicor, Inc.
脫
Xicor, Inc. 1998 Patents Pending
7056鈥?.5 8/13/98 T2/C0/D1 EW
1
DATA REGISTER
7037 FRM F01
Characteristics subject to change without notice
X25138ZI2.5相关型号PDF文件下载
-
型号
版本
描述
厂商
下载
-
英文版
X200 SERIES (CMOS) STANDARD SPECFITIONS
ETC [ETC]
-
英文版
SPI Serial E 2 PROM with Block Lock TM Protection
-
英文版
SPI Serial E 2 PROM with Block Lock TM Protection
XICOR [Xic...
-
英文版
5MHz SPI Serial E2PROM with Block Lock PROTECTION
-
英文版
5MHz SPI Serial E2PROM with Block Lock PROTECTION
XICOR [Xic...
-
英文版
SPI Serial E2PROM With Block LockTM Protection
-
英文版
SPI Serial E2PROM With Block LockTM Protection
XICOR [Xic...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
XICOR [Xic...
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
XICOR [Xic...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
XICOR [Xic...
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
XICOR [Xic...
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
XICOR [Xic...
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
XICOR [Xic...
-
英文版
SPI Serial E 2 PROM with Block Lock ⑩ Protection
ICMIC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
