A
PPLICATION
N
OTE
A V A I LA B L E
AN19 鈥?AN38 鈥?AN41 鈥?AN61
64K
X25642
8K x 8 Bit
Advanced SPI Serial E
2
PROM with Block Lock
TM
Protection
FEATURES
DESCRIPTION
The X25642 is a CMOS 65,536-bit serial E
2
PROM,
internally organized as 8K x 8. The X25642 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in
(SI) and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing
any number of devices to share the same bus.
The X25642 also features two additional inputs that
provide the end user with added 铿俥xibility. By
asserting the HOLD input, the X25642 will ignore tran-
sitions on its inputs, thus allowing the host to service
higher priority interrupts. The WP input can be used as
a hardwire input to the X25642 disabling all write
attempts to the status register, thus providing a mech-
anism for limiting end user capability of altering 0, 1/4,
1/2 or all of the memory.
The X25642 utilizes Xicor鈥檚 proprietary Direct Write
TM
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
2MHz Clock Rate
Low Power CMOS
鈥?lt;1
碌
A Standby Current
鈥?lt;5mA Active Current
2.7V To 5.5V Power Supply
SPI Modes (0,0 & 1,1)
8K X 8 Bits
鈥?2 Byte Page Mode
Block Lock Protection
鈥擯rotect 1/4, 1/2 or all of E
2
PROM Array
Built-in Inadvertent Write Protection
鈥擯ower-Up/Down protection circuitry
鈥擶rite Enable Latch
鈥擶rite Protect Pin
Self-Timed Write Cycle
鈥?ms Write Cycle Time (Typical)
High Reliability
鈥擡ndurance: 100,000 cycles
鈥擠ata Retention: 100 Years
鈥擡SD protection: 2000V on all pins
Packages
鈥?-Lead PDIP
鈥?-Lead SOIC
鈥?4-Lead SOIC
鈥?0-Lead TSSOP
FUNCTIONAL DIAGRAM
STATUS
REGISTER
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
64
8K BYTE
ARRAY
64 X 256
SO
SI
SCK
CS
HOLD
COMMAND
DECODE
AND
CONTROL
LOGIC
64
64 X 256
128
128 X 256
WP
WRITE
CONTROL
AND
TIMING
LOGIC
32
8
Y DECODE
DATA REGISTER
3132 ILL F01.1
Direct Write鈩?and Block Lock鈩?Protection is a trademark of Xicor, Inc.
漏
Xicor, Inc. 1994, 1995, 1996 Patents Pending
3132-1.0 1/17/97 T5/C0/D1 SH
1
Characteristics subject to change without notice
X25642VM-2.7相关型号PDF文件下载
-
型号
版本
描述
厂商
下载
-
英文版
Advanced SPI Serial E2PROM With Block LockTM Protection
-
英文版
Advanced SPI Serial E2PROM With Block LockTM Protection
XICOR [Xic...
-
英文版
Advanced SPI Serial E 2 PROM with Block Lock TM Protection
-
英文版
Advanced SPI Serial E 2 PROM with Block Lock TM Protection
XICOR [Xic...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
XICOR [Xic...
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
XICOR [Xic...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
-
英文版
Programmable Watchdog Timer & V CC Supervisory Circuit w/Ser...
XICOR [Xic...
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
-
英文版
Programmable Watchdog Timer w/Serial E 2 PROM
XICOR [Xic...
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
XICOR [Xic...
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
-
英文版
V CC Supervisory Circuit w/Serial E 2 PROM
XICOR [Xic...
-
英文版
5MHz SPI Serial E 2 PROM with Block Lock TM Protection
-
英文版
5MHz SPI Serial E 2 PROM with Block Lock TM Protection
XICOR [Xic...
-
英文版
IC-SM-64K SERIAL EEPROM+SPI
ETC
-
英文版
Advanced SPI Serial E2PROM with Block Lock Protection
ICMIC [IC ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
