您的位置：维库电子市场网 > Datasheet > MC145574
MC145574数据手册封面

MC145574 Datasheet

  • MC145574

  • ISDN S/T-Interface Transceiver

  • 658.40KB

  • Motorola   Motorola

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Freescale Semiconductor, Inc.
Table 8鈥?. Nibble Register Initialization After Any Reset
IDL TE
NR0
NR1
NR2
NR3
NR4
NR5
NR6
0
0
0
8
0
0
0
IDL NT
0
0
0
0
0
0
0
GCI TE
0
0
0
8
0
0
0
GCI NT
0
0
0
0
0
0
0
NOTE: All values in hexadecimal unless shown otherwise.
8.2
NR0
This register is a read/write register and can be reset by a hardware reset. A per鈥揵it description of
nibble register 0 (NR0) follows.
b3
NR0
Software Reset
rw
b2
Transmit Power鈥揇own
rw
b1
Absolute Minimum
Power
rw
b0
Return to Normal
rw
Freescale Semiconductor, Inc...
NR0(3) 鈥?Software Reset
When NR0(3) is 0, the MC145574 functions normally. When this bit is set to 1, a software reset is
applied to the internal circuits of the S/T transceiver. The effect of the software reset is the equivalent
of holding the external reset input low (hardware reset), except that NR0(3:0) is not reset. Thus, when
this bit is set, all internal registers (except NR0) are returned to their initial state. Application of either
a hardware or software reset has the effect of re鈥搃nitializing all the internal registers; it does not prevent
access to the SCP. Note that NR0(3) is a read/write bit.
NR0(2) 鈥?Transmit Power鈥揇own
When NR0(2) is 0, the S/T transceiver functions normally. When NR0(2) is set to 1, the S/T transceiver
enters a power conservation mode. In this mode the transmit section of the transceiver is held in the
INFO 0 state and IDL2 Tx is held in the 鈥渋dle 1s鈥?condition. When NR0(2) = 1, the receive circuitry
of the transceiver is still functional, allowing an interrupt to be generated in the event of a change
in state of the received signal. Note that NR0(2) is a read/write bit. This bit has no effect on the operation
of the SCP. If BR13(1) is set, the S/T transceiver outputs data on Dout.
NR0(1) 鈥?Absolute Minimum Power
When this bit is 0, the MC145574 functions normally. When this bit is set to 1, the chip enters a power
conservation mode. In this mode a software reset is applied to the chip, all circuits are initialized, all
clocking of the device is blocked, and the nonessential bias to the analog functions of the transceiver
are removed such that the device consumes the absolute minimum amount of power. The transmit
section of the chip is held in the INFO 0 state and IDL2 Tx is held in the 鈥渋dle 1s鈥?condition. Note
that NR0(1) is a read/write bit. This bit has no effect on the operation of the SCP. In this mode, only
the SCP can operate.
NR0(0) 鈥?Return to Normal
When this bit is 0, the MC145574 functions normally. When this bit is 1, the following bits are reset:
BR11(0) 96 kHz Test Signal
BR11(1) External S/T Loopback
BR6(7:0)
Note that NR0(0) is a read/write bit.
8鈥?
MC145574
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA

MC145574相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！