MC145574 Datasheet

  • MC145574

  • ISDN S/T-Interface Transceiver

  • 658.40KB

  • Motorola   Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

Freescale Semiconductor, Inc.
transition (low鈥搕o鈥揾igh) has been recognized by the activation/deactivation state machine of the trans-
ceiver. This action indicates that the requested action has been recognized. Note that NR2(3) is a
read/write bit.
NR2(2) 鈥?NT: Deactivate Request DR
TE: Not Applicable
When NR2(2) is set to 1, a deactivate request input is passed to the activation state machine within
the MC145574 S/T transceiver, as outlined in CCITT I.430, ETSI ETS 300012, and ANSI T1.605.
The deactivate request input is used to initiate deactivation of the transmission loop. Note that this
bit will be returned low by the MC145574 S/T transceiver after its active transition (low鈥搕o鈥揾igh) has
been recognized by the activation/deactivation state machine of the transceiver. This action indicates
that the requested action has been recognized and deactivation is proceeding. Note that NR2(2) is
a read/write bit.
NR2(1) 鈥?Activation Timer Expired Input
NT: Timer #1
TE: Timer #3
When NR2(1) is set to 1, an activation timer expired input is passed to the activation state machine
of the MC145574 S/T transceiver. If the transceiver is configured as an NT, this bit corresponds to
the Timer #1 expire input. If the transceiver is configured as a TE, this bit corresponds to the Timer
#3 expire input. These timers correspond to the activation timers outlined in CCITT I.430, ETSI ETS
300012, and ANSI T1.605. The timer expire input informs the activation/deactivation state machine
that sufficient time has elapsed since the request to activate the loop and that attempts to do so should
be abandoned. This bit is normally set by the controlling device and is automatically cleared when
the MC145574 has deactivated the loop. This bit can be reset by hardware or a software reset. Note
that NR2(1) is a read/write bit.
NR2(0) 鈥?NT : NT Terminal Class
TE : Class
When the MC145574 is configured for TE mode, this bit sets the class for D channel operation. When
this bit is 0, the chip is set for class 1 operation. Alternatively, when this bit is 1, the chip is configured
for class 2 operation. Class 1 and class 2 operations are as per CCITT I.430, ETSI ETS 300012,
and ANSI T1.605 (i.e., class 1 is the higher class, used for signalling information, and class 2 is the
lower class). The class can also be chosen externally by means of the CLASS/ECHO_IN pin. In this
case, the class is chosen by the logical 鈥極R鈥?of the external pin and NR2(0). NR2(0) can be reset
by a hardware or a software reset. Refer to Section 11 for a detailed description of the D channel.
Note that NR2(0) is a read/write bit.
In the NT Terminal mode, this bit sets the class for D channel operation idle in the TE mode.
Freescale Semiconductor, Inc...
8.5
NR3
This register is a read/write register and can be reset by application of either a hardware or software
reset. A per鈥揵it description of nibble register 3 (NR3) follows.
b3
NR3
Change in RX INFO
State IRQ3
b2
Multiframe Reception
IRQ2
b1
NT: IRQ6 FECV
Detection
TE: D Channel Collision
IRQ1
rw
b0
NT: IRQ7 NT Terminal
D Channel Collision
TE: Not Applicable
rw
rw
rw
NR3(3) 鈥?Change in Rx INFO State IRQ3
The interrupt request condition IRQ3 is generated whenever a change occurs in the received informa-
tion state of the transceiver. In the NT mode, this corresponds to a change in the receiving INFO 0,
8鈥?
MC145574
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA

MC145574相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!