W77E516 Datasheet

  • W77E516

  • uC-Based Consumer IC > Controller IC > 8-Bit Microcontrolle...

  • 1107.54KB

  • Winbond

扫码查看芯片数据手册

上传产品规格书

PDF预览

Preliminary W77E516
The WDCON SFR bits are set/cleared in reset condition depending on the source of the reset.
External reset
WDCON
0x0x0xx0b
Watchdog reset
0x0x01x0b
Power on reset
01000000b
The POR bit WDCON.6 is set only by the power on reset. The WTRF bit WDCON.2 is set when the
Watchdog timer causes a reset. A power on reset will also clear this bit. The EWT bit WDCON.1 is
cleared by power on resets. This disables the Watchdog timer resets. A watchdog or external reset
does not affect the EWT bit.
Interrupts
The W77E516 has a two priority level interrupt structure with 12 interrupt sources. Each of the interrupt
sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can
be globally enabled or disabled.
Interrupt Sources
The External Interrupts INT0 and INT1 can be either edge triggered or level triggered,
depending on bits IT0 and IT1. The bits IE0 and IE1 in the TCON register are the flags which are
checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every
machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is
detected and the interrupts request flag IEx in TCON or EXIF is set. The flag bit requests the
interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high
or low for at least one complete machine cycle. The IEx flag is automatically cleared when the
service routine is called. If the level triggered mode is selected, then the requesting source has to
hold the pin low till the interrupt is serviced. The IEx flag will not be cleared by the hardware on
entering the service routine. If the interrupt continues to be held low even after the service routine is
completed, then the processor may acknowledge another interrupt request from the same source.
Note that the external interrupts INT2 to INT5 are edge triggered only. By default, the individual
interrupt flag corresponding to external interrupt 2 to 5 must be cleared manually by software. It can
be configured with hardware cleared by setting the corresponding bit HCx in the T2MOD register.
For instance, if HC2 is set hardware will clear IE2 flag after program enters the interrupt 2 service
routine.
The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the
overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the
hardware when the timer interrupt is serviced. The Timer 2 interrupt is generated by a logical OR of
the TF2 and the EXF2 flags. These flags are set by overflow or capture/reload events in the timer 2
operation. The hardware does not clear these flags when a timer 2 interrupt is executed. Software
has to resolve the cause of the interrupt between TF2 and EXF2 and clear the appropriate flag.
The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the
time-out count is reached, the Watchdog timer interrupt flag WDIF (WDCON.3) is set. If the
interrupt is enabled by the enable bit EIE.4, then an interrupt will occur.
The Serial block can generate interrupts on reception or transmission. There are two interrupt
sources from the Serial block, which are obtained by the RI and TI bits in the SCON SFR and RI_1
and TI_1 in the SCON1 SFR. These bits are not automatically cleared by the hardware, and the
user will have to clear these bits using software.
- 53 -
Publication Release Date: August 16, 2002
Revision A1

W77E516相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!