CD74HC40103 Datasheet

  • CD74HC40103

  • High Speed CMOS Logic 8-Stage Synchronous Down Counters

  • 156.00KB

  • 14页

  • TI

扫码查看芯片数据手册

上传产品规格书

PDF预览

CD74HC40103, CD74HCT40103
Pinout
CD74HC40103, CD74HCT40103
(PDIP, SOIC)
TOP VIEW
CP 1
MR 2
TE 3
P0 4
P1 5
P2 6
P3 7
GND 8
16 V
CC
15 PE (SYNC)
14 TC
13 P7
12 P6
11 P5
10 P4
9 PL (ASYNC)
Functional Diagram
14
TC
13
12
11
10
7
6
5
4
GND
8
MR
V
CC
TE
CP
3
1
PE
15
PL
9
P7
P6
P5
P4
P3
P2
P1
P0
2
16
TRUTH TABLE
CONTROL INPUTS
MR
1
1
1
1
0
PL
1
1
1
0
X
PE
1
1
0
X
X
TE
1
0
X
X
X
Asynchronously
PRESET MODE
Synchronous
Inhibit Counter
Count Down
Preset On Next Positive Clock Transition
Preset Asychronously
Clear to Maximum Count
ACTION
NOTE:
1 = High Level.
0 = Low Level.
X = Don鈥檛 Care.
Clock connected to clock input.
Synchronous Operation: changes occur on negative-to-positive clock transitions.
Load Inputs: MSB = P7, LSB = P0.
2

CD74HC40103 PDF文件相关型号

CD74HC40103-Q1,CD74HC4015,CD74HC4017,CD74HC4020,CD74HC4040,CD74HC4046A,CD74HC4049

CD74HC40103相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!