ISL5416 Datasheet

  • ISL5416

  • Four-Channel Wideband Programmable DownConverter

  • 2008.00KB

  • 71页

  • INTERSIL   INTERSIL

扫码查看芯片数据手册

上传产品规格书

PDF预览

ISL5416
Tables of I/O Registers
TABLE 23.
CHANNEL INPUT FORMAT
(IWA = 0*00h)
RESET STATE = 0x00000000h
P(31:0)
31:16
15
14
13
UNUSED.
FIXED GAIN MODE IN VGA.
RESERVED. Set to 1.
INVERT INPUT CLOCK.
1 = High -> Low edge of the input clock samples input data.
0 = Low -> High edge of the input clock samples input data.
INPUT CLOCK SOURCE.
1 = CLKC
0 = CLKA for Ain (address 0000 XXX1 0000 0000)
CLKB for Bin (address 0000 XX1X 0000 0000)
CLKD for Din (address 0000 1XXX 0000 0000)
CLKC is always used for Cin
The rising edge of CLKC is always used for the channel processing and output timing.
INPUT FORMAT.
1 = offset binary.
0 = 2鈥檚 complement
GATED & INTERPOLATED.
1 = input interpolated.
0 = input gated.
DEMUX DELAY.
000 = no delay, take sample aligned with the enable.
111 = take 7th sample after the enable.
RESERVED. Set to 0.
LSB TO MSB SWAP ON DATA.
1 = input bus reversed MSB for LSB -- XIN(0) = MSB.
0 = input bus normal XIN(16) = MSB
Provided to simplify circuit board routing.
FIXED/FLOATING POINT MODE.
00 = 16-bit fixed point (bits 16:1, 0 unused).
01 = 14/3 floating point (bits 16:3 mantissa, 2:0 exponent).
10 = 15/2 floating point (bits 16:2 mantissa, 1:0 exponent).
11 = 16/1 floating point (bits 16:1 mantissa, 0 exponent).
RESERVED. Set to 0.
FUNCTION
12
11
10
9:7
6:5
4
3:2
1:0
36

ISL5416 PDF文件相关型号

ISL5416KI

ISL5416相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!