ISL5416 Datasheet

  • ISL5416

  • Four-Channel Wideband Programmable DownConverter

  • 2008.00KB

  • 71页

  • INTERSIL   INTERSIL

扫码查看芯片数据手册

上传产品规格书

PDF预览

ISL5416
TABLE 29. HIGH, LOW BYTE DATA TYPE CODES (AFTER
ROUNDING IN THE CHANNEL)
CODE
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
CHANNEL 0, CHANNEL CHANNEL 2, CHANNEL
1 MUXES
3 MUXES
CH 0 I(23:16)
CH 0 I(15:8)
CH 0 I(7:0)
CH 0 Q(23:16)
CH 0 Q(15:8)
CH 0 Q(7:0)
CH 0 AGC(15:8)
CH 0 AGC(7:0)
CH 1 I(23:16)
CH 1 I(15:8)
CH 1 I(7:0)
CH 1 Q(23:16)
CH 1 Q(15:8)
CH 1 Q(7:0)
CH 1 AGC(15:8)
CH 1 AGC(7:0)
CH 2 I(23:16)
CH 2 I(15:8)
CH 2 I(7:0)
CH 2 Q(23:16)
CH 2 Q(15:8)
CH 2 Q(7:0)
CH 2 AGC(15:8)
CH 2 AGC(7:0)
CH 3 I(23:16)
CH 3 I(15:8)
CH 3 I(7:0)
SCLKX
SSYNCX
SD1X
SD2X
Serial Output:
When bit 31 of GWA = 0000h is set, the DOUT bus is used
for serial outputs.
Four bits are allocated to each channel as follows:
TABLE 30. SERIAL OUTPUT BITS ALLOCATION
CHANNEL 0
DOUT0
DOUT1
DOUT2
DOUT3
CHANNEL 1
DOUT4
DOUT5
DOUT6
DOUT7
CHANNEL 2
DOUT8
DOUT9
DOUT10
DOUT11
CHANNEL 3
DOUT12
DOUT13
DOUT14
DOUT15
A common serial clock generator is used for all four outputs,
so the four SCLKs are synchronous. Four separate outputs
are provided to simplify PWB routing. Each SCLK output can
be separately enabled, so that unused clock outputs can be
turned off.
Serial outputs are always MSB first.
CH 3 Q(23:16)
CH 3 Q(15:8)
CH 3 Q(7:0)
CH 3 AGC(15:8)
CH 3 AGC(7:0)
Addresses 0106h to 0108h control the serial output from
channel 0.
Addresses 0206h to 0208h control the serial output from
channel 1.
Addresses 0406h to 0408h control the serial output from
channel 2.
Addresses 0806h to 0808h control the serial output from
channel 3.
39

ISL5416 PDF文件相关型号

ISL5416KI

ISL5416相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!