您的位置：维库电子市场网 > Datasheet > ISL5416

ISL5416 Datasheet

  • ISL5416

  • Four-Channel Wideband Programmable DownConverter

  • 2008.00KB

  • 71页

  • INTERSIL   INTERSIL

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

ISL5416
Tables of Channel Indirect Write Address Registers
The response of the channels to the SYNCIn1 and SYNCIn2
inputs is controlled by IWA *000h. Bits 31:16 control the
response to SYNCIn2 and bits 15:0 control the response to
SYNCIn1. Most processing blocks can be individually reset
by a SYNC. Some control registers are double buffered with
the uP loading a master register and the data transfer to a
slave/active register occurring on either a write to a strobe
IWA location or on a SYNCInX signal. Updating with a
SYNCInX signal allows the functions in more than one
ISL5416 to be updated simultaneously.
SET BITS TO 1 TO ENABLE.
.
TABLE 51. CHANNEL RESET/SYNCIn1, SYNCIn2 CONTROL (IWA = *000h)
RESET STATE = 0x00000000h
P(31:0)
31
30
29
28
27
26
25
24
23
22
21
20
19
FUNCTION
CHANNEL SYNCIn2 ENABLE. Enables channel overall response to SYNCIn2.
RESERVED. Set to 0.
SERIAL OUTPUT. Reset the serial output section on SYNCIn2. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn2.
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn2.
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn2.
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn2.
AGC RESET. Resets AGC processing on SYNCIn2 and sets the AGC gain to 0 dB (or to the lower limit if greater than 0 dB).
AGC TIMING. Resets AGC timing on SYNCIn2.
FIR2 RESET. Resets FIR2 on SYNCIn2. Resets the datapath registers and decimation counter.
FIR1 RESET. Resets FIR1 on SYNCIn2.
Resets the datapath registers and decimation counter.
CIC RESET. Resets the CIC on SYNCIn2.
RESAMPLER UPDATE. Update (start) the resampler NCOs frequency
from the master/holding register to the slave/active register
on SYNCIn2.
18
17
16
AGC GAIN LOAD. Update/load AGC gain from the master/holding register to the slave/active register on SYNCIn2.
CARRIER CENTER FREQUENCY UPDATE. Updates Carrier Center Frequency from the master/holding register to the slave/active
register on SYNCIn2.
DATA PATH UPDATE. Update channel processing control register (*001)
from the master/holding register to the slave/active
register
on SYNCIn2.
15
14
13
12
11
10
9
8
7
6
5
4
3
CHANNEL SYNCIn1 ENABLE. Enables channel overall response to SYNCIn1.
RESERVED. Set to 0.
SERIAL OUTPUT. Reset the serial output section on SYNCIn1. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn1.
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn1.
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn1.
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn1.
AGC RESET. Resets AGC processing on SYNCIn1 and sets the AGC gain to 0 dB (or to the lower limit if greater team 0 dB).
AGC TIMING. Resets AGC timing on SYNCIn1.
FIR2 RESET. Resets FIR2 on SYNCIn1. Resets the datapath registers and decimation counter.
FIR1 RESET. Resets FIR1 on SYNCIn1.
Resets the datapath registers and decimation counter.
CIC RESET. Resets the CIC on SYNCInq1.
RESAMPLER UPDATE. Update (start) resampler NCOs frequency
from the master/holding register to the slave/active register
on
SYNCIn1.
47

ISL5416 PDF文件相关型号

ISL5416KI

ISL5416相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！