STAC9200 Datasheet

  • STAC9200

  • 1590.82KB

  • IDT

扫码查看芯片数据手册

上传产品规格书

PDF预览

STAC9200/9200D
2-CHANNEL HIGH DEFINITION AUDIO CODEC
PC AUDIO
Table 33. AFG GPIO Command Response Format
Bit
Bitfield Name
RW
Reset
Description
Data for GPIO1 (Pin 34). If this GPIO bit is
configured as Sticky (edge-sensitive) input, it
can be cleared by writing zero (one) here when
the corresponding Polarity Control bit is zero
(one).
Data for GPIO0 (Pin 33). If this GPIO bit is
configured as Sticky (edge-sensitive) input, it
can be cleared by writing zero (one) here when
the corresponding Polarity Control bit is zero
(one).
[1]
Data1
RW
0x0
[0]
Data0
RW
0x0
5.4.13.
AFG GPIOEn
Table 34. AFG GPIOEn Command Verb Format
Verb ID
Get
Set1
F16
716
Payload
00
See bits [7:0] of bitfield table
Response
See bitfield table
0000_0000h
Table 35. AFG GPIOEn Command Response Format
Bit
[31.:4]
Bitfield Name
Rsvd
RW
R
Reset
0x0
Reserved
Enable for GPIO3:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO2:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO1:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO0:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
Description
[3]
Mask3
RW
0x0
[2]
Mask2
RW
0x0
[1]
Mask1
RW
0x0
[0]
Mask0
RW
0x0
IDT鈩?/div>
2-CHANNEL HIGH DEFINITION AUDIO CODEC
34
IDT CONFIDENTIAL
STAC9200/9200D
V 1.4 12/06

STAC9200 产品属性

  • 0现货

  • 停产

  • -

  • 停产

  • LDMOS

  • -

  • 1.3GHz

  • 18dB

  • -

  • 1μA

  • -

  • -

  • 230W

  • 80 V

  • 底座安装

  • STAC244B

  • STAC244B

STAC9200相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!