25LC040 Datasheet

  • 25LC040

  • 4K SPI Bus Serial EEPROM

  • 589.69KB

  • 22页

  • Microchip   Microchip

扫码查看芯片数据手册

上传产品规格书

PDF预览

25AA040/25LC040/25C040
3.7
Data Protection
3.8
Power On State
The following protection has been implemented to pre-
vent inadvertent writes to the array:
鈥?The write enable latch is reset on power-up.
鈥?A write enable instruction must be issued to set
the write enable latch.
鈥?After a byte write, page write, or status register
write, the write enable latch is reset.
鈥?CS must be set high after the proper number of
clock cycles to start an internal write cycle.
鈥?Access to the array during an internal write cycle
is ignored and programming is continued.
鈥?The write enable latch is reset when the WP pin is
low.
The 25xx040 powers on in the following state:
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
The device is in low power standby mode (CS= 1).
The write enable latch is reset.
SO is in high impedance state.
A low level on CS is required to enter active state.
.
TABLE 3-3:
WP
Low
High
High
WRITE PROTECT FUNCTIONALITY MATRIX
WEL
X
0
1
Protected Blocks
Protected
Protected
Protected
Unprotected Blocks
Protected
Protected
Writable
Status Register
Protected
Protected
Writable
DS21204A-page 10
Preliminary
1997 Microchip Technology Inc.

25LC040相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!