dsPIC30F6010 Datasheet

  • dsPIC30F6010

  • High-Performance, 16-Bit Digital Signal Controllers

  • 2082.31KB

  • 222页

  • Microchip   Microchip

扫码查看芯片数据手册

上传产品规格书

PDF预览

dsPIC30F6010
14.4
Programmable Digital Noise
Filters
The digital noise filter section is responsible for reject-
ing noise on the incoming capture or quadrature sig-
nals. Schmitt Trigger inputs and a three-clock cycle
delay filter combine to reject low level noise and large,
short duration noise spikes that typically occur in noise
prone applications, such as a motor system.
The filter ensures that the filtered output signal is not
permitted to change until a stable value has been
registered for three consecutive clock cycles.
For the QEA, QEB and INDX pins, the clock divide fre-
quency for the digital filter is programmed by bits
QECK<2:0> (DFLTCON<6:4>) and are derived from
the base instruction cycle T
CY
.
To enable the filter output for channels QEA, QEB and
INDX, the QEOUT bit must be 鈥?鈥? The filter network for
all channels is disabled on POR and BOR.
In addition, control bit UPDN_SRC (QEICON<0>)
determines whether the timer count direction state is
based on the logic state, written into the UPDN Control/
Status bit (QEICON<11>), or the QEB pin state. When
UPDN_SRC =
1,
the timer count direction is controlled
from the QEB pin. Likewise, when UPDN_SRC =
0,
the
timer count direction is controlled by the UPDN bit.
Note:
This Timer does not support the External
Asynchronous Counter mode of operation.
If using an external clock source, the clock
will automatically be synchronized to the
internal instruction cycle.
14.6
14.6.1
QEI Module Operation During CPU
Sleep Mode
QEI OPERATION DURING CPU
SLEEP MODE
14.5
Alternate 16-bit Timer/Counter
The QEI module will be halted during the CPU Sleep
mode.
When the QEI module is not configured for the QEI
mode QEIM<2:0> =
001,
the module can be configured
as a simple 16-bit timer/counter. The setup and control
of the auxiliary timer is accomplished through the
QEICON SFR register. This timer functions identically
to Timer1. The QEA pin is used as the timer clock input.
When configured as a timer, the POSCNT register
serves as the Timer Count Register and the MAXCNT
register serves as the Period Register. When a timer/
period register match occur, the QEI interrupt flag will
be asserted.
The only exception between the general purpose tim-
ers and this timer is the added feature of external Up/
Down input select. When the UPDN pin is asserted
high, the timer will increment up. When the UPDN pin
is asserted low, the timer will be decremented.
Note:
Changing the operational mode (i.e., from
QEI to Timer or vice versa), will not affect
the Timer/Position Count Register con-
tents.
14.6.2
TIMER OPERATION DURING CPU
SLEEP MODE
During CPU Sleep mode, the timer will not operate,
because the internal clocks are disabled.
14.7
QEI Module Operation During CPU
Idle Mode
Since the QEI module can function as a quadrature
encoder interface, or as a 16-bit timer, the following
section describes operation of the module in both
modes.
14.7.1
QEI OPERATION DURING CPU IDLE
MODE
When the CPU is placed in the Idle mode, the QEI
module will operate if the QEISIDL bit (QEICON<13>)
=
0.
This bit defaults to a logic 鈥?鈥?upon executing POR
and BOR. For halting the QEI module during the CPU
Idle mode, QEISIDL should be set to 鈥?鈥?
The UPDN Control/Status bit (QEICON<11>) can be
used to select the count direction state of the Timer
register. When UPDN =
1,
the timer will count up. When
UPDN =
0,
the timer will count down.
铮?/div>
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 81

dsPIC30F6010相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!