您的位置：维库电子市场网 > Datasheet > dsPIC33FJ128MC510

dsPIC33FJ128MC510 Datasheet

  • dsPIC33FJ128MC510

  • High-Performance,16-Bit Digital Signal Controllers

  • 2439.07KB

  • 340页

  • Microchip   Microchip

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
5.3
Entering ICSP Mode
The key sequence is a specific 32-bit pattern,
鈥?100
1101 0100 0011 0100 1000 0101 0001鈥?/div>
(more easily remembered as 0x4D434851 in hexa-
decimal). The device will enter Program/Verify mode only
if the sequence is valid. The Most Significant bit (MSb) of
the most significant nibble must be shifted in first.
Once the key sequence is complete, V
IH
must be
applied to MCLR and held at that level for as long as
Program/Verify mode is to be maintained. An interval of
at least time P19 and P7 must elapse before presenting
data on PGD. Signals appearing on PGD before P7
has elapsed will not be interpreted as valid.
On successful entry, the program memory can be
accessed and programmed in serial fashion. While
in ICSP mode, all unused I/Os are placed in the
high-impedance state.
As shown in Figure 5-4, entering ICSP Program/Verify
mode requires three steps:
1.
2.
3.
MCLR is briefly driven high then low.
A 32-bit key sequence is clocked into PGD.
MCLR is then driven high within a specified
period of time and held.
The programming voltage applied to MCLR is V
IH
,
which is essentially V
DD
in the case of dsPIC33F/
PIC24H devices. There is no minimum time require-
ment for holding at V
IH
. After V
IH
is removed, an inter-
val of at least P18 must elapse before presenting the
key sequence on PGD.
FIGURE 5-4:
ENTERING ICSP鈩?MODE
P6
P14
P19
V
IH
V
IH
P7
MCLR
V
DD
PGD
0
b31
Program/Verify Entry Code = 0x4D434851
1
b30
0
b29
0
b28
1
b27
...
0
b3
0
b2
0
b1
1
b0
PGC
P18
P1A
P1B
5.4
5.4.1
Flash Memory Programming in
ICSP Mode
PROGRAMMING OPERATIONS
TABLE 5-2:
NVMCON
Value
0x404F
NVMCON ERASE
OPERATIONS
Erase Operation
Flash memory write and erase operations are controlled
by the NVMCON register. Programming is performed by
setting NVMCON to select the type of erase operation
(Table 5-2) or write operation (Table 5-3) and initiating
the programming by setting the WR control bit
(NVMCON<15>).
In ICSP mode, all programming operations are self-
timed. There is an internal delay between the user set-
ting the WR control bit and the automatic clearing of the
WR control bit when the programming operation is
complete. Please refer to
Section TABLE 8-1: 鈥淎C/
DC Characteristics and Timing Requirements鈥?/span>
for
information about the delays associated with various
programming operations.
Erase all code memory, executive memory
and Configuration registers (does not
erase Unit ID or Device ID registers).
Erase General Segment and FGS
Configuration register.
Erase Secure Segment and FSS
Configuration register. This operation will
also erase the General Segment and FGS
Configuration register.
Erase a page of code memory or
executive memory.
Erase a Configuration register byte.
0x404D
0x404C
0x4042
0x4040
漏
2007 Microchip Technology Inc.
Preliminary
DS70152D-page 57

dsPIC33FJ128MC510相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！