PIC12CE674 Datasheet

  • PIC12CE674

  • 8-Pin, 8-Bit CMOS Microcontroller with A/D Converter and EEP...

  • 1264.35KB

  • 129页

  • Microchip   Microchip

扫码查看芯片数据手册

上传产品规格书

PDF预览

PIC12CE67X
9.0
SPECIAL FEATURES OF THE
CPU
the chip in reset until the crystal oscillator is stable. The
other is the Power-up Timer (PWRT), which provides a
铿亁ed delay of 72 ms (nominal) on power-up only,
designed to keep the part in reset while the power sup-
ply stabilizes. With these two timers on-chip, most
applications need no external reset circuitry.
SLEEP mode is designed to offer a very low current
power-down mode. The user can wake-up from SLEEP
through external reset, Watchdog Timer Wake-up, or
through an interrupt. Several oscillator options are also
made available to allow the part to 铿乼 the application.
The EXTRC oscillator option saves system cost while
the LP crystal option saves power. A set of con铿乬ura-
tion bits are used to select various options.
What sets a microcontroller apart from other proces-
sors are special circuits to deal with the needs of real-
time applications. The PIC12CE67X family has a host
of such features intended to maximize system reliabil-
ity, minimize cost through elimination of external com-
ponents, provide power saving operating modes and
offer code protection. These are:
鈥?Oscillator selection
鈥?Reset
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
鈥?Interrupts
鈥?Watchdog Timer (WDT)
鈥?SLEEP
鈥?Code protection
鈥?ID locations
鈥?In-circuit serial programming
The PIC12CE67X has a Watchdog Timer which can be
shut off only through con铿乬uration bits. It runs off its
own RC oscillator for added reliability. There are two
timers that offer necessary delays on power-up. One is
the Oscillator Start-up Timer (OST), intended to keep
9.1
Con铿乬uration Bits
The con铿乬uration bits can be programmed (read as '0')
or left unprogrammed (read as '1') to select various
device con铿乬urations. These bits are mapped in pro-
gram memory location 2007h.
The user will note that address 2007h is beyond the
user program memory space. In fact, it belongs to the
special test/con铿乬uration memory space (2000h-
3FFFh), which can be accessed only during
programming.
FIGURE 9-1:
CP1
bit13
CP0
CONFIGURATION WORD
CP1
CP0
CP1
CP0 MCLRE
CP1
CP0 PWRTE WDTE FOSC2 FOSC1 FOSC0
bit0
Register:
Address
CONFIG
2007h
bit 13-8,
CP1:CP0:
Code Protection bit pairs
(1)
6-5:
11
= Code protection off
10
= Locations 400h through 7FEh code protected (do not use for PIC12CE673)
01
= Locations 200h through 7FEh code protected
00
= All memory is code protected
bit 7:
MCLRE:
Master Clear Reset Enable bit
1 = Master Clear Enabled
0 = Master Clear Disabled
PWRTE:
Power-up Timer Enable bit
1 = PWRT disabled
0 = PWRT enabled
WDTE:
Watchdog Timer Enable bit
1 = WDT enabled
0 = WDT disabled
FOSC2:FOSC0:
Oscillator Selection bits
111
= EXTRC, Clockout on OSC2
110
= EXTRC, OSC2 is I/O
101
= INTRC, Clockout on OSC2
100
= INTRC, OSC2 is I/O
011
= Invalid Selection
010
= HS Oscillator
001
= XT Oscillator
000
= LP Oscillator
bit 4:
bit 3:
bit 2-0:
Note 1: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.
1998 Microchip Technology Inc.
Preliminary
DS40181B-page 45

PIC12CE674相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!