鈥?/div>
BOR
INTE
---- ---- ---- ----
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
0000 0000 uuuu uuuu
1111 xxxx 1111 uuuu
0000 000- 0000 000-
--11 1100 --11 qquu
0000 0000 0000 0000
---- ---- ---- ----
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
Uses contents of FSR1 to address data memory (not a physical register)
Indirect data memory address pointer 1
Working register
TMR0 register; low byte
TMR0 register; high byte
Low byte of program memory table pointer
High byte of program memory table pointer
Bank select register
Data direction register for PORTB
RB7/
SDO
SPEN
RB6/
SCK
RX9
RB5/
TCLK3
SREN
Serial port receive register
CSRC
TX9
TXEN
Serial Port Transmit Register (for USART1)
Baud Rate Generator Register (for USART1)
Data direction register for PORTD
RD7/
AD15
RD6/
AD14
RD5/
AD13
Data direction register for PORTE
鈥?/div>
RBIF
RBIE
鈥?/div>
TMR3IF
TMR3IE
鈥?/div>
TMR2IF
TMR2IE
x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'.
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated
from or transferred to the upper byte of the program counter.
The TO and PD status bits in CPUSTA are not affected by a MCLR reset.
Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.
DS30264A-page 44
Preliminary
漏
1997 Microchip Technology Inc.
prev
next