鈥?/div>
DC2
DC2
xx-- ---- uu-- ----
xx0- ---- uu0- ----
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
CA1ED1
CA1ED0
T16
TMR3CS
TMR3ON
TMR2CS
TMR2ON
TMR1CS
0000 0000 0000 0000
TMR1ON
0000 0000 0000 0000
TMR1
TMR2
TMR3L
TMR3H
PR1
PR2
PR3L/CA1L
PR3H/CA1H
Timer1鈥檚 register
Timer2鈥檚 register
Timer3鈥檚 register; low byte
Timer3鈥檚 register; high byte
Timer1鈥檚 period register
Timer2鈥檚 period register
Timer3鈥檚 period register - low byte/capture1 register; low byte
Timer3鈥檚 period register - high byte/capture1 register; high byte
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
Name
SPECIAL FUNCTION REGISTERS (Cont.鈥檇)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR,
BOR
Value on
all other
resets (3)
Capture2 low byte
Capture2 high byte
CA2ED1 CA2ED0
CA2OVF CA1OVF PWM2ON PWM1ON CA1/PR3
Serial Port Receive Register for USART2
CSRC
TX9
TXEN
SYNC
Serial Port Transmit Register for USART2
Baud Rate Generator for USART2
Data Direction Register for PORTG
RG7/
RG6/
TX2/CK2 RX2/DT2
CHS3
ADCS1
CHS2
ADCS0
RG5/
PWM3
CHS1
ADFM
A/D Result Register low byte
A/D Result Register high byte
x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'.
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated
from or transferred to the upper byte of the program counter.
The TO and PD status bits in CPUSTA are not affected by a MCLR reset.
Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.
漏
1997 Microchip Technology Inc.
Preliminary
DS30264A-page 45