AD8045ACP-REEL7 Datasheet

  • AD8045ACP-REEL7

  • Analog Devices [3 nV/Hz Ultralow Distortion, High Speed Op ...

  • 667.42KB

  • AD

扫码查看芯片数据手册

上传产品规格书

PDF预览

AD8045
SPECIFICATIONS WITH 卤5 V SUPPLY
T
A
= 25掳C, G = +1, R
S
= 100 鈩? R
L
= 1 k鈩?to ground, unless noted otherwise. Exposed paddle must be floating or connected to 鈭扸
S
.
Table 1.
Parameter
DYNAMIC PERFORMANCE
鈥? dB Bandwidth
Conditions
G = +1, V
OUT
= 0.2 V p-p
G = +1, V
OUT
= 2 V p-p
G = +2, V
OUT
= 0.2 V p-p
G = +2, V
OUT
= 2 V p-p, R
L
= 150 鈩?/div>
G = +1, V
OUT
= 4 V step
G = +2, V
OUT
= 2 V step
f
C
= 5 MHz, V
OUT
= 2 V p-p
LFCSP
SOIC
f
C
= 20 MHz, V
OUT
= 2 V p-p
LFCSP
SOIC
f
C
= 70 MHz, V
OUT
= 2 V p-p
LFCSP
SOIC
f = 100 kHz
f = 100 kHz
NTSC, G = +2, R
L
= 150 鈩?/div>
NTSC, G = +2, R
L
= 150 鈩?/div>
Min
Typ
1000
350
400
55
1350
7.5
Max
Unit
MHz
MHz
MHz
V/碌s
ns
300
320
1000
Bandwidth for 0.1 dB Flatness
Slew Rate
Settling Time to 0.1%
NOISE/HARMONIC PERFORMANCE
Harmonic Distortion (dBc) HD2/HD3
鈭?02/鈭?01
鈭?06/鈭?01
鈭?8/鈭?0
鈭?7/鈭?0
鈭?1/鈭?1
鈭?0/鈭?1
3
3
0.01
0.01
0.2
8
2
8
0.2
64
3.6/1.0
1.3
卤3.8
鈭?1
8
鈭?.9 to +3.9
鈭?.6 to +3.6
70
90/170
18
卤5
16
鈭?8
鈭?3
卤6
19
1.0
6.3
1.3
dBc
dBc
dBc
dBc
dBc
dBc
nV/鈭欻z
pA/鈭欻z
%
Degrees
mV
碌V/掳C
碌A
nA/掳C
碌A
dB
M鈩?/div>
pF
V
dB
ns
V
V
mA
mA
pF
V
mA
dB
dB
Input Voltage Noise
Input Current Noise
Differential Gain Error
Differential Phase Error
DC PERFORMANCE
Input Offset Voltage
Input Offset Voltage Drift
Input Bias Current
Input Bias Current Drift
Input Bias Offset Current
Open-Loop Gain
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
Common-Mode Rejection
OUTPUT CHARACTERISTICS
Output Overdrive Recovery Time
Output Voltage Swing
Output Current
Short-Circuit Current
Capacitive Load Drive
POWER SUPPLY
Operating Range
Quiescent Current
Positive Power Supply Rejection
Negative Power Supply Rejection
See Figure 54
V
OUT
= 鈭? V to +3 V
Common-mode/differential
Common-mode
V
CM
= 卤1 V
V
IN
= 卤3 V, G = +2
R
L
= 1 k鈩?/div>
R
L
= 100 鈩?/div>
Sinking/sourcing
30% overshoot, G = +2
62
鈭?3
鈭?.8 to +3.8
鈭?.4 to +3.5
卤1.65
+V
S
= +5 V to +6 V, 鈭扸
S
= 鈭? V
+V
S
= +5 V, 鈭扸
S
= 鈭? V to 鈭? V
鈭?1
鈭?6
Rev. A | Page 3 of 24

AD8045ACP-REEL7 PDF文件相关型号

AD8045ACPZ-R2

AD8045ACP-REEL7相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD [Analog...
  • 英文版
    AD800/AD802: Clock Recovery and Data Retiming Phase-Locked ...
    ETC
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD [Analog...
  • 英文版
    DATA RETIMING PHASE LOCKED LOOP
    AD
  • 英文版
    DATA RETIMING PHASE LOCKED LOOP
    AD [Analog...
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
    ETC
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
  • 英文版
    AD808: Fiber Optic Receiver with Quantizer and Clock Recove...
    ETC
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
    AD
  • 英文版
    AD809: 155.52 MHz Frequency Synthesizer Data Sheet (Rev. A....
    ETC
  • 英文版
    155.52 MHz Frequency Synthesizer
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD
  • 英文版
    800 MHz, 50 mW Current Feedback Amplifier
    AD
  • 英文版
    800 MHz, 50 mW Current Feedback Amplifier
    AD [Analog...
  • 英文版
    Dual 600 MHz, 50 mW Current Feedback Amplifier
    AD
  • 英文版
    Dual 600 MHz, 50 mW Current Feedback Amplifier
    AD [Analog...
  • 英文版
    Triple, 1.5 GHz Op Amp
    AD
  • 英文版
    AD8003: Triple, 1.5 GHz Op Amp
    Analog Devices
  • 英文版
    Quad 3000 V/us, 35 mW Current Feedback Amplifier
    AD

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!