CLC449AJE Datasheet

  • CLC449AJE

  • National Semiconductor [1.1GHz Ultra-Wideband Monolithic Op...

  • 751.22KB

  • NSC

扫码查看芯片数据手册

上传产品规格书

PDF预览

I
BN
+
+
R
eq1
V
os
CLC449
-
-
I
BI
R
f
R
eq2
V
o
R
L
Matching the output transmission line over greater
frequency ranges is accomplished by placing C
6
in
parallel with R
6
, reducing the output impedance to
compensate for the internal increase of the op-amp鈥檚 out-
put impedance with frequency.
Thermal Design
To calculate the power dissipation for the CLC449,
follow these steps:
Figure 5: DC Offset Model
DC Design (Output Loading)
R
L
, R
f
, and R
g
load the op amp output. The equivalent
closed-loop load impedance seen by the output in Figure
5 is:
鈥?/div>
Calculate the no-load op amp power:
P
amp
= I
cc
鈥?/div>
(V
cc
鈥?V
ee
)
鈥?/div>
Calculate the output stage鈥檚 RMS power:
P
o
= (V
cc
鈥?V
load
)
鈥?/div>
I
load
where V
load
and I
load
are the RMS voltage and
current across the external load.
鈥?/div>
R
L_eq
= R
L
|| (R
f
+ R
eq2
), non-inverting gain
鈥?/div>
R
L_eq
= R
L
|| R
f
, inverting gain
R
L_eq
needs to be kept large enough so that the
minimum available output current can produce the
required output voltage swing.
Capacitive Loads
Capacitive loads, such as found in A/D converters,
require a series resistor (R
s
) in the output to improve set-
tling performance. The
R
s
and Settling Time vs. C
L
plot
in the
Typical Performance Characteristics
section
provides the information for selecting this resistor.
Also, use a series resistor to reduce the effects of
reactive loads on amplifier loop dynamics. For instance,
driving coaxial cables without an output series resistor
may cause peaking or oscillation.
Transmission Line Matching
One method for matching the characteristic impedance of
a transmission line is to place the appropriate resistor at
the input or output of the amplifier. Figure 6 shows the
typical circuit configurations for matching transmission
lines.
R
1
V
1
+
-
R
4
V
2
+
-
Z
0
Z
0
R
3
R
2
R
g
R
5
C
6
+
鈥?/div>
Calculate the total op amp RMS power:
P
t
= P
amp
+ P
o
To calculate the maximum allowable ambient tempera-
ture, solve the following equation: T
amb
= 175 鈥?P
t
鈥?/div>
JA
,
where
JA
is the thermal resistance from junction to
ambient in 掳C/W and T
amb
is in 掳C. Thermal resistance
for the various packages are found in the
Package
Thermal Resistance
section.
Dynamic Range (Input /Output Protection)
Input ESD diodes are present on all connected pins for
protection from static voltage damage. For a signal that
may exceed the supply voltages, we recommend using
diode clamps at the amplifier鈥檚 input to limit the signals to
less than the supply voltages.
Dynamic Range (Input /Output Levels)
The
Electrical Characteristics
section contains the
Common-Mode Input Range and Output Voltage
Range; these voltage ranges scale with the supplies.
Output Current is also specified in the
Electrical
Characteristics
section.
Unity gain applications are limited by the Common-Mode
Input Range. At greater non-inverting gains, the Output
Voltage Range becomes the limiting factor. Inverting gain
applications are limited by the Output Voltage Range.
For transimpedance or inverting gain applications, the
current (I
inv
) injected at the inverting input pin of the op
amp needs to be:
V
|I
inv
|
鈮?/div>
max
R
f
where V
max
is the Output Voltage Range.
The voltage ranges discussed above are achieved as
long as the equivalent output load is large enough so that
the output current can produce the required output
voltage swing. See the
DC Design (Output Loading)
sub-section for details.
Dynamic Range (Intermods)
For RF applications, the CLC449 specifies a third
order intercept of 30dBm at 70MHz and P
o
= 10dBm.
6
Z
0
R
6
CLC449
-
V
o
R
7
R
f
Figure 6: Transmission Line Matching
In non-inverting gain applications, R
g
is connected directly
to ground.
The resistors R
1
, R
2
, R
6
, and R
7
are equal to the characteristic impedance, Z
o
, of the
transmission line or cable.
In inverting gain applications, R
3
is connected directly to
ground. The resistors R
4
, R
6
, and R
7
are equal
to Z
o
. The parallel combination of R
5
and R
g
is also equal
to Z
o
.
The input and output matching resistors attenuate the
signal by a factor of 2, therefore additional gain is needed.
http://www.national.com

CLC449AJE相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    Fllstandssensoren Schaltverstarker Baureihe CLC
    ETC
  • 英文版
    Fllstandssensoren Schaltverstarker Baureihe CLC
    ETC [ETC]
  • 英文版
    Fast Settling, Wideband Low-Gain Monolithic Op Amp
    NSC
  • 英文版
    Fast Settling, Wideband Low-Gain Monolithic Op Amp
    NSC [Natio...
  • 英文版
    Fast Settling, Wideband High-Gain Monolithic Op Amp
    NSC
  • 英文版
    Fast Settling, Wideband High-Gain Monolithic Op Amp
    NSC [Natio...
  • 英文版
    Low-Gain Op Amp with Fast 14-Bit Settling
    NSC
  • 英文版
    Low-Gain Op Amp with Fast 14-Bit Settling
    NSC [Natio...
  • 英文版
    Wideband, High-Slew Rate, Monolithic Op Amp
    NSC
  • 英文版
    Wideband, High-Slew Rate, Monolithic Op Amp
    NSC [Natio...
  • 英文版
    Low-Cost, Low-Power, 110MHz Op Amp with Disable
    NSC
  • 英文版
    Low-Cost, Low-Power, 110MHz Op Amp with Disable
    NSC [Natio...
  • 英文版
    Wideband, Low Power Monolithic Op Amp
    NSC
  • 英文版
    Wideband, Low Power Monolithic Op Amp
    NSC [Natio...
  • 英文版
    Low-Cost, Low-Power Programmable Gain Buffer with Disable
    NSC
  • 英文版
    Low-Cost, Low-Power Programmable Gain Buffer with Disable
    NSC [Natio...
  • 英文版
    Comlinear CLC408 High-Speed, Low-Power Line Driver
    NSC
  • 英文版
    Comlinear CLC408 High-Speed, Low-Power Line Driver
    NSC [Natio...
  • 英文版
    Very Wideband, Low Distortion Monolithic Op Amp
    NSC
  • 英文版
    Very Wideband, Low Distortion Monolithic Op Amp
    NSC [Natio...

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!