CS5954AM Datasheet

IC型号：
CS5954AM
PDF描述：
Cypress Semiconductor [USB Controller for NAND Flash]
文件大小：
411.34KB
芯片厂家：
CYPRESS

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

ADVANCE

INFORMATION

4.9.3

USB Endpoints Status (for Reading)

CS5954AM

Reading the Endpoint Status Register provides Status information relative to the packet that has been received or transmitted.

The register is defined as follows.

Bit Position

D5鈥揇12

D13

D14

D15

Bit Name

Arm

Enable

DIR

ISO

Stall

Setup

Error

Done

If 鈥?,鈥?the endpoint is armed.

If 鈥?,鈥?the endpoint is enabled.

Direction bit. If 鈥?,鈥?set to transmit to Host (IN). If 鈥?,鈥?set to receive from Host (OUT).

If 鈥?,鈥?isochronous mode selected for this endpoint.

If 鈥?,鈥?endpoint will send stall on USB when requested.

If 鈥?,鈥?a Setup packet has been received.

If 鈥?,鈥?an error condition occurred on last transaction for this endpoint.

If 鈥?,鈥?transaction completed. Arm Bit is cleared to 鈥?鈥?when Done Set.

Function

Not used Read returns logic 鈥?鈥漵.

鈥?Endpoint 0 is set up as a control endpoint. The DIR bit is read-only, and indicates the direction of the last completed

transaction. If the direction is incorrect, it is the firmware鈥檚 responsibility to handle the error. On other endpoints, DIR

bit is written, and if the direction of the transfer does not match the DIR bit, then the transaction is ignored.

鈥?At the end of any transfer to an armed and enabled endpoint (with the correct DIR bit), an interrupt occurs, and vectors

to a different location depending upon whether an error occurred or not. At the end of this transfer, the corresponding

endpoint is disarmed (the Arm bit is cleared), and the DATA0/DATA1 toggle bit is advanced if no error occurred. If a

packet is received with an incorrect toggle state, the packet is ignored so that the host will resend the data.

鈥?The DATA0/DATA1 bit is automatically toggled by the hardware. To reset this DATA0/DATA1 toggle bit to DATA0, the

Enable on the D1 bit should be cleared to 鈥?鈥?and then set to 鈥?.鈥?/div>

鈥?When the zero length bit (D5) is set, the host will receive the zero length USB packet, regardless of the number of

bytes in the USB count register.

鈥?The CS5954AM BIOS has full control of USB endpoint 0. The CS5954AM BIOS responds to all numeration from the

host. On other endpoints, the CS5954AM BIOS can be used to control under BIOS interrupt calls (see [Ref. 1]

SL11R_BIOS).

鈥?The CS5954AM BIOS will set all USB control and status registers for endpoint 1 through 3 to zero upon receiving the

SET_CONFIG command from host. (See [Ref.3] Universal Serial Bus Specification v2.01, sec. 9 for more information.)

4.9.4

USB Endpoint 0 Address Register (0x0120: R/W)

This is the pointer to memory buffer location for USB reads and writes to this endpoint. At the end of any transfer, this register

will contain its original value plus the value in the USB endpoint count register.

4.9.5

4.9.6

4.9.7

4.9.8

USB Endpoint 1 Address Register (0x0124: R/W)

USB Endpoint 2 Address Register (0x0128: R/W)

USB Endpoint 3 Address Register (0x012C: R/W)

USB Endpoint 0 Count Register (0x0122: R/W)

See USB Endpoint 0 Address Register (0x0120: R/W).

This register is used to set the maximum packet size for the USB transfer. At the end of a successful transfer, the USB endpoint

Count Register is set to zero.

4.9.9

4.9.10

4.9.11

USB Endpoint 1 Count Register (0x0126: R/W)

USB Endpoint 2 Count Register (0x012A: R/W)

USB Endpoint 3 Count Register (0x012E: R/W)

See USB Endpoint 0 Count Register (0x0122: R/W).

Note:

7. The CS5954AM BIOS modifies this register upon command completion on endpoint 0.

Document #: 38-08025 Rev. **

Page 12 of 44

prev next

CS5954AM相关型号PDF文件下载

型号

版本

描述

厂商

下载
CS5920

英文版

Applied Micro Circuits Corporation [Full 132 Mbytes/sec Tra...

AMCC

CS5920
CS59201

英文版

Winchester Servo Preamplifier with Low Current Drain

CS59201
CS5954AM

英文版

Cypress Semiconductor [USB Controller for NAND Flash]

CYPRESS

CS5954AM
CS59201/D

英文版

Winchester Servo Preamplifier with Low Current Drain

ETC

CS59201/D
CS59201GD8

英文版

DIFFERENTIAL AMPLIFIER|SINGLE|BIPOLAR|SOP|8PIN|PLASTIC

ETC

CS59201GD8
CS59201GD8

英文版

ON Semiconductor [Winchester Servo Preamplifier with Low Cu...

ONSEMI

CS59201GD8
CS59201GDR...

英文版

DIFFERENTIAL AMPLIFIER|SINGLE|BIPOLAR|SOP|8PIN|PLASTIC

ETC

CS59201GDR8
CS59201GDR...

英文版

ON Semiconductor [Winchester Servo Preamplifier with Low Cu...

ONSEMI

CS59201GDR8

CS5954AM Datasheet

PDF预览

CS5954AM相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

CS5954AM Datasheet

PDF预览

CS5954AM相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X